











R12 INTEL UMA/DISCRETE SYSTEM DIAGRAM






Vender	Part	Part Number	Part Description
ICS	ICS9LVS3197	AL003197000	IC OTHER(32P) ICS9LVS3197AKLFT(MLF)
Realtek	RTM890N-632	AL000890000	IC OTHER(32P) RTM890N-632-GRT(QFN)
Silego	SLG8LV595VTR	AL000595000	IC OTHER(32P)SLG8LV595VTR(QFN)

+1.05V <7,8,9,11,39>
+1.5V <5,30>
+3V <3,7,8,9,10,11,12,13,14,17,20,21,22,23,24,25,27,28,29,30,33,34,36>





PROJECT : R12
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Clock Gen(9LRS3197)	1A
Date: Sunday, September 19, 2010	Sheet 2 of 39	





AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)





	DIS	UMA
Rc	NA	4.7K
Rd	NA	0 ohm
Re	NA	0 ohm
Rf	NA	NA

	DIS	UMA
Ra	0 ohm	NA




HFM VID : Max 1.4V
LFM VID : Min 0.65V

PROJECT : R12
Quanta Computer Inc.


Size	Document Number	Rev
Custom	PROCESSOR 3/4(Power)	1A
Date: Sunday, September 19, 2010 Sheet 5 of 39		

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01k $\pm$ 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1

For Discrete only



CFG[1:0] - PCI Express Configuration Select


```
* 11= 1 x 16 PEG
```

* 10= 2 x 8 PEG







PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number PROCESSER 4/4 (GND)	Rev 1A
Date: Sunday, September 19, 2010		Sheet 6 of 39



is
res a
.2 k




Vender
Socket DG008000031
EON - EN25F32-100HIP
AKE39FN0Q00 IC FLASH(8P) EN25F32-100HIP (SOIC)
WINBOND - W25Q32BVSSIG
AKE391P0N00 IC FLASH(8P) W25Q32BVSSIG(SOIC)






PROJECT : R12
Quanta Computer Inc.



Size Custom	Document Number PCH 1/5 (SATA,HDA,LPC)	Rev 1A
Date: Sunday, September 19, 2010	Sheet 7 of 39	



PEG Clock detect (SG only)




IBEX PEAK-M (PCI-E, SMBUS, CLK)





<2,7,9,11,39> +1.05V
 <2,3,7,9,10,11,12,13,14,17,20,21,22,23,24,25,27,28,29,30,33,34,36> +3V

IBEX PEAK-M (DMI,FDI,GPIO)


IBEX PEAK-M (PCI,USB,NVRAM)



IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)




ibexPeak-M_Rev1_0




R12 MB P/N	ID0	ID1	ID2	ID3	ID4	ID5
UMA						
31R12MB0000 (PIM)	0	0	0	0	0	0
31R12MB0010 (PDT)	0	0	0	0	0	0
Seymour XT						
Hylix 512						
31R12MB0020 (PIM)	1	0	0	0	0	0
31R12MB0030 (PDT)	1	0	0	0	0	0
Samsung 512						
31R12MB0040 (PIM)	1	0	0	0	0	0
31R12MB0050 (PDT)	1	0	0	0	0	0
Hylix 1G						
31R12MB0060 (PIM)	1	0	0	0	0	0
31R12MB0070 (PDT)	1	0	0	0	0	0
Samsung 1G						
31R12MB0080 (PIM)	1	0	0	0	0	0
31R12MB0090 (PDT)	1	0	0	0	0	0


Board ID	ID0 GPIO24	ID1 GPIO45	ID2 GPIO57	ID3 GPIO34	ID4 GPIO35	ID5 GPIO36
UMA/DIS	0=UMA 1=Dis.					
Reserve		0=No 1=Yes				
Reserve			0=No 1=Yes			
Reserve				0=No 1=Yes		
Reserve					0=No 1=Yes	
Reserve						0=No 1=Yes





PROJECT : R12
Quanta Computer Inc.


Size Custom	Document Number PCH 4/5 (GPIO & Strap)
Date: Sunday, September 19, 2010	Sheet 10 of 3








Place these Caps near So-Dimm1.
 Some Projects replace 10UF 0805 by 4.7UF 0603
 It can cost down 30%




















MEM_ID [3:0]	Vendor	Type	Vendor P/N
0000	Samsung- E die	64*16-800MHZ	K4W1G1646E-BC12
0001	Hynix- Vega die	64*16-800MHZ	H5TQ16G3DPR-12C
0011	Hynix- Vega die	128*16-800MHZ	H5TQ26G3DPR-12C
0100	Samsung- C die	128*16-800MHZ	K4W2G1646C-BC12
0101	Reserved		
0110	Hynix- Vega die	64*16-900MHZ	H5TQ16G3DPR-11C
0111	Samsung- S die	64*16-900MHZ	K4W1G1646S-BC11
1000	Samsung- G die	64*16-900MHZ	K4W1G1646G-BC11
1010	Hynix- Vega die	128*16-900MHZ	H5TQ26G3DPR-11C
1011	Samsung- C die	128*16-900MHZ	K4W2G1646C-BC11
1100	Reserved		
1110	Reserved		
1111	Reserved		




Seymour	PWRCNTL0	PWRCNTL1	V-CORE
L	0	0	0.9V
M	0	1	0.95V
H	1	0	1.12V (Default)
TBD	1	1	NA



Access to SCL and SDA is mandatory on BACO designs for debug purposes






CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD AUD[1] AUD[0]	GENERICC HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 11

AMD RESERVED CONFIGURATION STRAPS		
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
H2SYNC	GENERICC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
GPIO21_BB_EN		

Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.



PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number Seymour GND / LVDS/ Straps	Rev 1A
Date: Sunday, September 19, 2010	Sheet 16 of 39	




8/25 SI for AMD






- 


Size Custom	Document Number Seymour_Power_and_NC	R
Date: Sunday, September 19, 2010	Sheet 17 of 39	



VMA D00	K27	DQA 0
VMA D01	J29	DQA 1
VMA D02	H30	DQA 2
VMA D03	H32	DQA 3
VMA D04	G29	DQA 4
VMA D05	F28	DQA 5
VMA D06	F32	DQA 6
VMA D07	F30	DQA 7
VMA D08	C30	DQA 8
VMA D09	E27	DQA 9
VMA D10	A28	DQA 10
VMA D11	C28	DQA 11
VMA D12	E27	DQA 12
VMA D13	G26	DQA 13
VMA D14	D26	DQA 14
VMA D15	F28	DQA 15
VMA D16	A25	DQA 16
VMA D17	C25	DQA 17
VMA D18	E25	DQA 18
VMA D19	E23	DQA 19
VMA D20	D24	DQA 20
VMA D21	E23	DQA 21
VMA D22	D22	DQA 22
VMA D23	F21	DQA 23
VMA D24	F21	DQA 24
VMA D25	D20	DQA 25
VMA D26	F19	DQA 26
VMA D27	A19	DQA 27
VMA D28	D18	DQA 28
VMA D29	A17	DQA 29
VMA D30	A17	DQA 30
VMA D31	C17	DQA 31
VMA D32	E17	DQA 32
VMA D33	D16	DQA 33
VMA D34	A15	DQA 34
VMA D35	F15	DQA 35
VMA D36	D14	DQA 36
VMA D37	F13	DQA 37
VMA D38	A13	DQA 38
VMA D39	C13	DQA 39
VMA D40	E11	DQA 40
VMA D41	A11	DQA 41
VMA D42	C11	DQA 42
VMA D43	F11	DQA 43
VMA D44	A9	DQA 44
VMA D45	C9	DQA 45
VMA D46	F9	DQA 46
VMA D47	D8	DQA 47
VMA D48	E7	DQA 48
VMA D49	A7	DQA 49
VMA D50	C7	DQA 50
VMA D51	E7	DQA 51
VMA D52	A5	DQA 52
VMA D53	F5	DQA 53
VMA D54	C3	DQA 54
VMA D55	F3	DQA 55
VMA D56	G7	DQA 56
VMA D57	G6	DQA 57
VMA D58	G1	DQA 58
VMA D59	G3	DQA 59
VMA D60	J1	DQA 60
VMA D61	J1	DQA 61
VMA D62	J3	DQA 62
VMA D63	J5	DQA 63



1GB DDR3










PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number Seymour VRAM(DDR3 BGA96)	Rev 3A
Date: Sunday, September 19, 2010		Sheet 19 of 39

LID Switch

20







follow L4 location

USBP4- R44 0.4 USBP4- R



USBP4+ R46 0.4 USBP4+ R

change to +5VS5



PROJECT : R12
Quanta Computer Inc.

Signals		PDT	PIM	CHR
PC1	Ra	4.7K	4.7K	NC
HDMI_CFG0	Rb	NC	NC	NC
HDMI_CFG1	Rc	4.7K	NC	NC
REXT	Rd	499	4.7K	1.2K
PC1	Re	NC	NC	4.7K
HDMI_OE#	Rf	NC	NC	4.7K
PC0	Rg	4.7K	4.7K	4.7K



For UMA HDMI function

21







Vender	Part	Part Number	Part Description
PDT	PS8101	AL008101000	IC OTHER(48P) PS8101QFN48GTR(QFN)
PIM	PI3VDP411LSRZBE	ALP411LS004	IC OTHER(48P) PI3VDP411LSRZBE(TQFN)
CHR	CH7318C	AL007318002	IC OTHER(48P) CH7318C-BF-TR(QFN)

9/16 : PIM: need use ALP411LS000 or ALP411LS004 for capella

CHR : need Na R1182, add R1027 for capella

EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB


SCLZ/SDAZ Low-level input/output Voltage
 CFG1:CFG0=0:0 VIL:<0.4V VOL:0.6V (Default)
 CGF1:CGF0=0:1 VIL:<0.36V VOL:0.55V
 CGF1:CGF0=1:0 VIL:<0.44V VOL:0.65V
 CGF1:CGF0=1:1 VIL:<0.36V VOL:0.6V




PROJECT : R12
Quanta Computer Inc.

Size	Document Number	Rev
Custom	HDMI CONN	1A
Date: Sunday, September 19, 2010	Sheet 21 of 39	


CRT PORT




HOLE



CPU




VGA





PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number CRT,Hole	Rev 1A
Date: Sunday, September 19, 2010		Sheet 22 of 39



CPU FAN




SATA HDD CONNECTOR




SATA ODD CONNECTOR




follow INTEL DG change eject PU to +3V.



High : ODD power down
Low : ODD power on



PROJECT : R12
Quanta Computer Inc.



<2,3,7,8,9,10,11,12,13,14,17,20,21,22,23,24,27,28,29,30,33,34,36>


+3V

<11,17,21,22,23,28,30,36>

+5V

Close to CODEC

Close to CODEC



Digital

Analog

Close to CODEC

>40mils trace

Close to CODEC

Close to CODEC

TO Headphone jack

TO Audio Jack MIC

TO Internal Speakers

C10625 close C10629, and C10625 close chip

R10453 close R10454

Check layout mount location

EMI Request

INT. SPEAKER

INT SPEAKER CONN


DFHD04MR142 3800-X04N-00X-4P-L




PROJECT : R12
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Azalia 92HD80	1A
Date: Sunday, September 19, 2010	Sheet 25 of 39	

BLUETOOTH




LEFT SIDE USBX2




26


Right SIDE USBX1



Line out



MIC




PROJECT : R12
Quanta Computer Inc.


Size Custom	Document Number USB/BT/Audio Jack	Rev 1A
Date: Sunday, September 19, 2010	Sheet 26 of 39	




The diagram illustrates the power plane for the EVDDIO supply. It features a network of capacitors connected to ground and the EVDDIO supply. A green oval highlights a section of the circuit labeled "8/25 SI for Realtek". Text annotations specify "VDD10 near pins 13, 29, 45." and "EVDD10 near pins 21."





Lan Con.





POWER BOTTON CONNECT



KEYBOARD Con.




LED Con.





TOUCH PAD Con.

```
change to +3VSUS
      close conn
```




To TOUCH PAD SW board







adapter Type check




adapter select for EC





512K byte SPI EC ROM



128K byte SPI EC ROM



AC present: AC_IN-->high, CPU_PROCHOT-->low, H_PROCHOT#-->high
 Remove AC: AC_IN-->low, CPU_PROCHOT-->low, H_PROCHOT#-->low
 Remove AC and re-cove prochat: AC_IN-->low, CPU_PROCHOT--> high, H_PROCHOT#--> high







PROJECT : R12
Quanta Computer Inc.

Size	Document Number	Rev
Custom	EC (KB3926)/ROM	1A
Date:	Sunday, September 19, 2010	Sheet 29 of 39

Mini PCI-E Card 1

WLAN


30






PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number MINI PCIE CONN X1	Rev 1A
Date: Sunday, September 19, 2010		Sheet 30 of 39



Date: Sunday, September 19, 2010	Sheet 30 of 39
----------------------------------	----------------








34




Size Custom	Document Number +VGACORE (RT8208/1.8V)	Rev 1A
----------------	---	-----------

Date: Saturday, September 18, 2010	Sheet 34 of 39
------------------------------------	----------------



+1.8V +/- 5%
Continue current:1.2A
Peak current:3A

+1.0V +/- 5%
Continue current:1.7A
Peak current:3A



PROJECT : R12
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Dis-charge IC (G5934)	1A
Date: Sunday, September 19, 2010	Sheet 36 of 39	

