

Compal Confidential

QCL51 Schematics Document

AMD Comal Platform

AMD Trinity APU / Hudson FCH / ATI Chelsea Pro M2

Muxless/UMA / PX 4.0 / PX 5.0

2011-10-26

LA-8712P REV: 0.1

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCL51 LA-8712P	0.1
				Date	Monday, November 28, 2011
				Sheet	1 of 56

Compal Confidential

Model Name : QCL51 AMD

Board Name : LA-8712P

64M x16
128M x 16
VRAM DDR3
page 19, 20

DDR3

AMD Comal

Thermal Sensor
ADM1032
page 14

ATI Chelsea Pro M2
uFCBGA-962
Page 13~18

GFX x 16 Gen2

APU HDMI
(UMA / Muxless)

AMD FS1R2 APU
Trinity
uPGA-722 Package
Page 6~10

Memory BUS(DDR3/DDR3L)

Dual Channel

1.5V DDRIII 1333/1600MHz

204pin DDRIII-SO-DIMM X2
BANK 0, 1, 2, 3
Page 11, 12

HDMI Conn.
page 23

LVDS Conn.
page 22

CRT Conn.
page 24

1 CH
LVDS
Translator
ANX3112
page 21

DP1

Page 6~10

P_GPP x 3
GEN1

DP x 4
(DP1 TXP/N 0~4)
ML for FCH VGA

UMI

Daughter board

USB20
Sub/B*1
USB Charger
page 40

USB30
Sub*1
Repeater
page 40

CMOS
Camera
page 22

USB30
M/B*2
page 41

USB 2.0 Port 8

MINI Card 1
(Wireless LAN with BT)
page 32

Card Reader/Gbe Lan
Realtek RTL8411
page 31

GPP1

GPP0

SD slot
page 31

Transformer / RJ45
page 31

FCH

Hudson-M3
uFCBGA-656
Page 25~29

USB

SATA

Gen3 6Gb/s
port 0

Gen2 3Gb/s
port 1

SATA HDD
page 30

SATA ODD
page 30

Daughter board

FP
page 39

USB 3.0 Port 0,1
USB 2.0 Port 10,11

LED
page 39

RTC CKT.
page 25

Power On/Off CKT.
page 38

Fan Control
page 30

DC/DC
Interface CKT.
page 42

Power Circuit
page 44~56

Daughter board

Power/B with LED
page 38

ENE
KBC932
page 37

Touch Pad
page 39

Daughter board

FAN/LED
page 39

Int.KBD
page 38

HD Audio

HDA Codec
IDT 92HD91
page 33

SPK
page 36

HP Amp
page 35

Sub Woofer
Amp page 34

Combo
jack page 36

Sub Woofer
page 34


BIOS ROM

SYS BIOS (4M)
page 26


EC BIOS (256K)
page 38

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	Block Diagrams	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PAGE 5				Document Number	QCL51 LA-8712P	Rev 0.1
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Monday, November 28, 2011	Sheet 2 of 56

CLOCK DISTRIBUTION



DISPLAY OUTPUT



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	QCL51 LA-8712P	0.1
				Date:	Monday, November 28, 2011	Sheet 3 of 56

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for CPU	ON	OFF	OFF
+APU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+VDDCI	0.95-1.2V switched power rail	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	ON	OFF
+0.935VGS	0.935V switched power rail for VGA	ON	OFF	OFF
+1.1ALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.2VS	1.2V switched power rail for APU	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.5V_PCIE	1.5V switched power rail	ON	OFF	OFF
+1.8VGS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+LAN_VDD_3V3	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

STATE	SIGNAL							
	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rb	100K +/- 5%			
Board ID	Ra / Rb	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V



PCB
Part Number = DA80000SH00
PCB 00H LA-8712P REV0 M/B

BOARD ID Table

Board ID	PCB Revision
0	DB
1	
2	
3	
4	
5	
6	
7	

BOM Option Table

BOM
Structure
PX@

Description
UMA
PX function

BOM Config

PX
V

x = 1 is read cmd, x= 0 is write cmd.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	ADI ADM1032 (GPU)	1001 101X b	9AH
			SB-TSI (APU)	1001 100X b	98H
			LVDS TR	1010 100X b	A8H
			VGA Internal Thermal	1000 001X b	82H

FCH (S0)


SM Bus 0 address

FCH (S0~S5)

SM Bus 1 address

Device	Address	HEX	Device	Address	HEX
DDR DIMM1	1010 000X b	A0	Touch pad		
DDR DIMM2	1010 001X b	A2			
Amplifier					

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCL51 LA-8712P	0.1
				Date: Monday, November 28, 2011	Sheet 4 of 56



GPU

GLAN/Card reader
WLAN

UMI

GPU

GLAN/Card reader
WLAN

UMI

13 PCIE GTX_C_FRX_P[0..15]

13 PCIE GTX_C_FRX_N[0..15]

PCIE_FTX_C_GRX_P[0..15] 13

PCIE_FTX_C_GRX_N[0..15] 13

JCPU1A

PCI EXPRESS

GRAPHICS

GPP


UMI

CONNG


P_ZVDDP W/S=8/12 mil, <3000mil

P_ZVSS W/S=8/12 mil, <3000mil


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	AMD FS1R2 PCIE / GFX / UMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	QCL51 LA-8712P
				Date:	Monday, November 28, 2011
				Sheet	6 of 56



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	AMD FS1 DDRIII I/F	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRM OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCL51 LA-8712P	0.1
				Date: Monday, November 28, 2011	Sheet 7 of 56

[illegible]

CPU TSI interface level shift

[illegible]

Route as differential with APU_VDD_RUN_FB_L

LOTES_ACA-ZIF-109-P12-A_FS1R2
CONN@


[illegible]

HDT Debug conn

11/10 del debug connector

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	AMD FS1 Display / MISC / HDT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Document Number
				Rev	Rev
				Custom	QCL51 LA-8712P
Date:	Monday, November 28, 2011	Sheet	8	of	56

Power Name	Consumption
VDD	
+CPU_CORE	60A
VDDNB	
+CPU_CORE_NB	37A
VDDIO	
+1.5V	3.2A
VDDP / VDDR	
+1.2VS	5A / 3.5A
VDDA	
+2.5VS	0.75A




Decoupling Caps.	Pop / @	330uF	220uF	47uF	22uF	10uF	4.7uF	0.22uF	0.01uF	3300pF	1nF	180pF
Pumori 2.0		0	19/11	7	5	17	3	1	1 / 1	13/3		
Comal	7 / 2	1	1	19/11	7	4	17	3	1	1 / 1	14/2	
P5WS5	7 / 2	1	1	13	3	8	19	3	1	4	16	

Security Classification	Compal Secret Data	Title	Document Number	Rev
Issued Date	2011/07/08	Deciphered Date	2015/07/08	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRM OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
AMD FS1R2 PWR / GND				QCL51 LA-8712P
Date: Monday, November 28, 2011				Sheet 9 of 56

HPD


Del reserved NMOS

Translator and eDP HPD
From Translator or Conn.




Del reserved NMOS

CRT HPD
From FCH



Panel ENBKL

LA-8124 no use this DP_ENBKL.




Del VGA_ENBKL

Reserved R624


eDP Panel ENVDD

Del eDP panel control


Panel PWM



Security Classification	Compal Secret Data			Title
Issued Date	2011/07/08	Deciphered Date	2015/07/08	AMD FS1R2 Singal Level Shifter
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF F&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number QCL51 LA-8712P
				Rev 0.1
				Date: Monday, November 28, 2011 Sheet 10 of 56





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	DDRIII SO-DIMM 1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS OR ANY SUBSIDIARY OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCL51 LA-8712P	0.1
Date: Monday, November 28, 2011		Sheet 11 of 56			

[illegible]

<Address: 01>


Date: <u>Monday, November 28, 2011</u> Sheet <u>12</u> of <u>56</u>	Document Number QCL51 LA-8712P	Rev 0.1
--	--	-------------------

LVWIG		
PART 7 OF 9		
LVDS CONTROL		
	VARY DIGIO	AK27 AJ27
LVWIGP	TXOUT_LIP_DFF0	AK35 AL36
	TXOUT_LIN_DFF0	AJ38 AK37
	TXOUT_LIP_DFF1	AH05 AJ36
	TXOUT_LIN_DFF1	AG38 AH37
	TXOUT_LIP_DFF2	AF35 AG36
	TXOUT_LIN_DFF2	
	TXOUT_LIP_DFF3	
	TXOUT_LIN_DFF3	
	TXOUT_LIP_DFF4	AP34 AR34
	TXOUT_LIN_DFF4	AW37 AU35
	TXOUT_LIP_DFF5	AR37 AU39
	TXOUT_LIN_DFF5	AP35 AR35
	TXOUT_LIP_DFF6	AN36 AP37
	TXOUT_LIN_DFF6	
	TXOUT_LIP_DFF7	






```
route 50ohms single-ended/100ohms diff
and keep short
Debug only, for clock observation, if not needed, DNI
5mil 5mil
```

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/06/30		Deciphered Date		2013/06/30		Title			
								ATI SeymourXT M2 PCIE/LVDS			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size C		Document Number		Rev 0.1	
								QCL51 LA-8712P			
						Date:		Monday, November 28, 2011		ISheet 13 of 56	



VRAM ID

Base on AMD Check list
GPIO_23_CLKREQ0 should be reserve




STRAPS


CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X= DESIGN DEPENDANT NA= NOT APPLICABLE			
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS <all internal PD>	RECOMMENDED SETTINGS
TX_PWRs_ENB	GPIO0	PCIE TRANSMITTER Power Saving Enable 0: 50% swing 1: Full swing	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS 0: disable 1: enable	X
RSVD	GPIO2	Advertises PCIE speed when compliance test 0: 2.50T/s 1: 50T/s	0
RSVD	GPIO8	Internal use only. This Pad has an internal PD and Must be 0V at reset. The pad may be left unconnected.	0
RSVD	H2SYNC		0
RSVD	GPIO21		0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0: disable 1: enable	X
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT GPIO13,12,11 (config 2.1.0): internal PD. a) If BIOS_ROM_EN=1, the config(2:0) defines the ROM type. b) If BIOS_ROM_EN=0, the config(2:0) defines the primary aperture size of (3:0): 128MB 000 256MB 001 512MB 010	XXX
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GENERIC0		0
AUD[1]	HSYNC	AUD[1] AUD[0] 0: 0 No audio function 0: 1 Audio for DisplayPort and HDMI if dongle is detected 1: 0 Audio for DisplayPort only 1: 1 Audio for both DisplayPort and HDMI	11
AUD[0]	VSYSN		
AMD RESERVED CONFIGURATION STRAPS ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET			
GPIO21	H2SYNC	GENERIC0	GPIO2

TX_PWRs_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)

Internal VGA Thermal Sensor




Use Internal Thermal Sensor
External VGA Thermal Sensor: No stuff




Name	FCH Pin Assignments
	Hudson-2/Hudson-3
PE_GPIO0	GPIO191
PE_GPIO1	GPIO192
PE_PWRGD	GPIO28


PWREN



+3.3VS TO +3.3VGS



Add +1.5VGS DC DC



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2011/06/30		Deciphered Date		2013/06/30	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				ATI SeymourXT M2 BACO POWER			
				Size C		Document Number	
Date:				Monday, November 28, 2011		Sheet 15 of 56	

For DDR3/GDDR5, MVDDQ = 1.5V

VDDR1	CRB	Design
0.1u	6	6
1u	10	5
10u	6	5

VDD_CT	CRB	Design
0.1u	1	1
1u	3	3
10u	1	1


VDDR3	CRB	Design
1u	3	3
10u	1	1

VDDR4	CRB	Design
0.1u	1	1
1u	1	1


MPV18	CRB	Design
0.1u	2	1
1u	2	1
10u	1	1

SPV18	CRB	Design
0.1u	1	1
1u	1	1
10u	1	1

SPV10	CRB	Design
0.1u	1	1
1u	1	1
10u	1	1



VCC_GPU_SENSE & VSS_GPU_SENSE needs to be routed as differential pair



VDDCI and VDDC should have separate regulators with a merge option on PCB
For Madison, Park, Capilano, Robson, Seymour and Whistler, VDDCI and VDDC can share one common regulator


For Chelsea, Delete 2*1U


PCIE_VDDR	CRB	Design
0.1u	2	2
1u	1	1
10u	1	1










PCIE_VDDC	CRB	Design
1u	7	5 (1@)
10u	1	1

VDDC	CRB	Design
1u	30	25
10u	10	1
22u	0	1

VDDCI	CRB	Design
1u	10	9
10u	3	2
22u	0	1










Security Classification		Compal Secret Data									
Issued Date		2011/07/08		Deciphered Date		2015/07/08		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						LVDS Translator - ANX3112X					
						Size B		Document Number		Rev 0.1	
						OCL51 LA-8712P					
						Date:		Monday, November 28, 2011		Sheet 21 of 56	

LVDS Translator - ANX3112X

QCL51 LA-8712P

Rev 0.1


Panel +LCDVDD Control





Panel Backlight Control

Modify and change to page 21


Panel PWM Control



<Translator LVDS Output>



LVDS Connector





no updated.

11/10 follow QCL50

Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2011/07/08	Deciphered Date	2015/07/08		Title		
						LVDS/eDP Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size		
						Document Number		Rev
						Customer		0.1
QCL51 LA-8712P								
Date:		Monday, November 28, 2011		Sheet 22 of 56				

Combine with HDMI




11/05 update footprint.

Del VGA_HDMI_DET



8 DP2_HP

For APU_HDMI_HP




Close to HDMI conn

10/27 change to 604 ohm.




11/15 EMI
Near connector

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	HDMI Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Date:	Monday, November 28, 2011
				Sheet	23 of 56




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	CRT Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				QCL51 LA-8712P	
				Date:	Monday, November 28, 2011
				Sheet	24 of 56
				Rev	0.1





PCIE_CALRP R=50ohm, 4mil, <1000mil
PCIE_CALRN R=50ohm, 4mil, <1000mi





Del GPP PCI-E
ABO connect to USB3.0 PHY.




Del M12, Card reader, USB 3.0 IC



C1205, C1206
Change for G3
RTC timing issue
<improve amplitude>






32K_X1=50ohm, 4mil, <1500mil
32K_X2=50ohm, 4mil, <1500mil




Reserved BIOS setting
HDDHALT_LED# 40

Del USB3.0_CLKREQ# PH.
Reserved for card reader





W>=15mils




Reserved BIOS setting
HDDHALT_LED# 40

Del USB3.0_CLKREQ# PH.
Reserved for card reader






W>=15mils




Reserved BIOS setting
HDDHALT_LED# 40

Del USB3.0_CLKREQ# PH.
Reserved for card reader



W>=15mils


Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Document Number	Hudson-M2/M3-UMI/PCI/CLOCK/LPC/RTC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
QCL51 LA-8712P				Rev	0.1
Date				Monday, November 28, 2011	Sheet 25 of 56



STRAP PINS

	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM DEFAULT	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM	S5 PLUS MODE ENABLED



Change to SPI




DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]


	PCI_AD27	PCI_AD25	PCI_AD24	PCI_AD23
No external R	USE PCI PLL DEFAULT	Normal REFCLK termination DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	Inverted REFCLK termination	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	Hudson-M2/M3-STRAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	QCL51 LA-8712P
				Date	Monday, November 28, 2011
				Sheet	28 of 56




SATA HDD1 Conn.




11/14 update footprint

ODD conn




11/05 update footprint

FAN







11/09 update footprint to VT.

Screw Hole




Security Classification			Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	HDD/ODD/FAN/SCREW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIDUCIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	QCL51 LA-8712P	
				Date	Monday, November 28, 2011	Rev 0.1
				Sheet	30	of 56



Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	LAN&CardReader Realtek RTL8411 Document Number QC151-8-8712P		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED TO THE CUSTODY OF THE COMPETENT DIVISION OF ANY OTHER COMPANY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NO PART OF THE INFORMATION CONTAINED HEREIN MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM COMPAL ELECTRONICS, INC.				Rev 0.1 Date: Monday, November 28, 2011 Sheet 31 of 56		

WLAN

Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)



Control by EC

Del AOAC


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	MINI1 CARD (WLAN) / MINI2 CARD (Option)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	QCL51 LA-8712P	0.1
				Date:	Monday, November 28, 2011	Sheet 32 of 56







Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	Audio Woofer Amplifier	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	LA-8551P	0.1
				Date	Monday, November 28, 2011	Sheet 34 of 56

The schematic diagram illustrates the internal circuitry of the HP0930 module, centered around the HPA000929 IC. The IC is connected to several external components and signals:

- HP_5V Power Supply:** Connected to the VDD_12 pin (pin 12) of the HPA000929 IC. A 10K resistor (RA38) is connected between HP_5V and the VDD_12 pin.
- HP_OUT_R and HP_OUT_L Signals:** These signals are connected to the RIGHTINM and LEFTINM pins (pins 5 and 2) of the HPA000929 IC. The signals are also connected to the HP_R and HP_L pins (pins 11 and 14) of the HPA000929 IC. A net name "Add net name" is associated with these signals.
- HP_5V and +5VS Connections:** The HP_5V signal is connected to the HP_5V pin (pin 1) of the HPA000929 IC. The +5VS signal is connected to the +5VS pin (pin 2) of the HPA000929 IC. A 30 ohm resistor (RA40) is connected between HP_5V and +5VS.
- HP_5V and HP_5V Connections:** The HP_5V signal is connected to the HP_5V pin (pin 1) of the HPA000929 IC. The HP_5V signal is also connected to the HP_5V pin (pin 2) of the HPA000929 IC. A 30 ohm resistor (RA49) is connected between HP_5V and HP_5V.
- HP_5V and HP_5V Connections:** The HP_5V signal is connected to the HP_5V pin (pin 1) of the HPA000929 IC. The HP_5V signal is also connected to the HP_5V pin (pin 2) of the HPA000929 IC. A 30 ohm resistor (RA49) is connected between HP_5V and HP_5V.
- HP_5V and HP_5V Connections:** The HP_5V signal is connected to the HP_5V pin (pin 1) of the HPA000929 IC. The HP_5V signal is also connected to the HP_5V pin (pin 2) of the HPA000929 IC. A 30 ohm resistor (RA49) is connected between HP_5V and HP_5V.




SPK conn




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/04/07	Deciphered Date	2012/10/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	QCL51 LA-8712P
				Date:	Monday, November 28, 2011
				Sheet	36 of 56
				Rev	0.1

Power Button




POWER/B




11/05 update footprint


ACCELEROMETER




11/09 add WLAN LED





EC BIOS ROM




KB conn




11/05 update footprint



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	BIOS, I/O Port & K/B CONN/TP CONN/PBTN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	QCL51 LA-8712P
				Date	Monday, November 28, 2011
				Sheet	38 of 56




Keyboard backlight Conn




AOAC power control

Del AOAC

WLAN ON/OFF LED



T/P On/Off LED





Mute On/Off LED

11/09 Change to KB connector









Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	LAN Magnetic & RJ45
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	QCL51 LA-8712P
				Date	Monday, November 28, 2011
				Sheet	39 of 56

11/24 move to sub board

10/10/2016




11/16 update footprint
11/24 change pin definition




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Title	USB2.0 / USB3.0 / BT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				QCL51 LA-8712P	
				Date: Monday, November 28, 2011	Sheet 41 of 56



+5VALW TO +5VS (5A)





+3VALW TO +3VS (3.3A)



+1.5V TO +1.5VS (1.5A)



+1.1VALW TO +1.1VS (1.1A)




VGA Power

+1.5V to +1.5VSG (1.5A)

Del +1.5VSG and reserved on GPU

Del +3VSG and reserved on GPU


Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/07/08				Title			
Deciphered Date				2015/07/08				DC Interface			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev			
Date				Monday, November 28, 2011				Sheet			
42				of				56			



For KB930 --> Keep PU1 circuit
(Vth = 0.825V)


PH1 under CPU bottom side :
CPU thermal protection at 90 +/-3 degree C
Recovery at 56 +/-3 degree C

Rset = 3 * Rtmh
Rhyst = (Rset * Rtml) / (3 * Rtml - Rset)
Rtmh at 90C = 7.8K, Rtml at 56C = 26.1K
Rset = 3 * 7.8K = 23.4K ==> 23.7K
Rhyst = (23.4K * 26.1K) / (3 * 26.1K - 23.4K) = 11.12K ==> 11.3K



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/10/03	Deciphered Date	2014/12/31	Title	PWR- BATTERY CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number QCL51 LA-8712P
					Rev 0.1
					Date: Monday, November 28, 2011 Sheet 45 of 56

for reverse input protection




2011/03/18
delete VIN voltage
detecting circuit

Vin Detector

	Min.	Typ	Max.
H-->L		17.33V	
L-->H		16.98V	

ILIM and external DPM
4.36A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/03	Deciphered Date	2014/12/31	Title	PWR- CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Monday, November 28, 2011
				Sheet	47 of 56
				Rev	0.1




Ipeak=7.5A
Imax=5.25A
F=300K


Mode	Level	+0.75VSP	VTTREF_1.5V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off

0.75Volt +/- 5%
TDC 0.525A
Peak Current 0.75A
OCP Current 0.9A



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	PWR-1.5VP / +0.75VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Date:	Monday, November 28, 2011
				Sheet	49 of 56



Ipeak=8.5A
I_{max}=5.95A
F=290K

+1.2VSP
+1.2VS
@ JUMP_43X118
(8.5A, 340mils ,Via NO.=17)

+1.2VSP
I_{ocp}=13A



+2.5VSP
+2.5VS
@ JUMP_43X39
(0.75A, 40mils ,Via NO.=22)

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Size	
2011/07/29				Document Number	
				Rev	
				0.1	
				Date	
				Monday, November 28, 2011	
				Sheet	
				51 of 56	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.
+1.2VSP/+2.5VSP
LA-8712P

1.5VPCIEP
Peak Current 6A
OCP current 6A





(6A, 240mils, Via NO.= 12)


0.935VGSP
Peak Current 4.2A
current limited 6A



(4.2A, 460mils, Via NO.= 8.4)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/16	Deciphered Date	2012/08/15	Title	+1.5VPCIE/0.935V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Monday, November 28, 2011
				Sheet	52 of 56
				Rev	0.1
				OCL51 LA-8712P	






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title	CPU CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev 0.1
				Document Number	
				Date	Monday, November 28, 2011


+APU_CORE

+APU_CORE




+APU_CORE

Local




+APU_CORE_NB

+APU_CORE_NB



+APU_CORE_NB

Local





+VGA_CORE

+VGA_CORE

+VDDC

+VDDCI

+VDDCI



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date		Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-8712P	Rev 0.1
Date		Monday, November 28, 2011		Sheet	55 of 56

