




R62 INTEL CHIEF RIVER SYSTEM DIAGRAM


01

+3V/+5V S5
PG.35
+1.05V
PG.36
CPU Core
PG.40~41
DDR3
PG.37
Charge
PG.34
Dis-Charge
PG.39
+VGACORE
PG.42
+VCCSA
PG.38
+1.0V/+1.8/ +3 VGA
PG.43







SM_DRAMPWROK Processor Input.




DDR3 DRAM RESET



PEG x8 disable (UMA only remove)



DP & PEG Compensation




Processor pull-up (CPU)



PROJECT : R62
Quanta Computer Inc.

Size	Document Number	Rev
Custom	SNB 1/4 (PCIe&DMI&FDI)	1A
Date: Monday, October 22, 2012	Sheet 2 of 43	


Ivy Bridge Processor (DDR3)



PROJECT : R62
Quanta Computer Inc.



Size: Custom	Document Number: SNB 2/4 (DDR3 I/F)	Rev 1A
Date: Monday, October 22, 2012	Sheet: 3	of 43

Ivy Bridge Processor (GND)



Ivy Bridge Processor (RESERVED, CFG)


05



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



CFG[6:5] (PCIe Port Bifurcation Straps)



11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PROJECT : R62
Quanta Computer Inc.

Size Custom	Document Number SNB 4/4 (GND)	Rev 1A
Date: Monday, October 22, 2012		Sheet 5 of 43

Cougar Point/Panther Point (LVDS, DDI)


INT. HDMI




Cougar Point/Panther Point (HDA, JTAG, SATA)

07


RTC Clock 32.768KHz




RTC Circuitry(RTC)




HDA Bus(CLG)



PCH JTAG Debug(CLG)



PCH SPI ROM(CLG)




Vender	Size	PIN
EON	4MB	AKE392N0Q02 (EN25Q32B-104HIP)
PMC	4MB	AKE392N0500 (PM25LQ032C-BCE)
AMIC	4MB	AKE39F-0800 (A25LQ32AM-F/Q)
Socket		DFHS08FS023

PROJECT : R62
Quanta Computer Inc.

Size Custom Document Number PCH 2/6 (SATA/HDA/SPI) Rev 1A

Date: Monday, October 22, 2012 Sheet 7 of 43


DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	Different from Calpella No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	+3V0 R595 10K 4 PCI_GNT3# 8
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	PCH_INVRMEN R563 330K 4 +3V_RTC
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R572 0 4 BIOS_WP#
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1#	R782 1K 4 BBS_BIT0
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		R595 1K 4 BBS_BIT1 8
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V0 R783 1K 4 NV_ALE 8
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm	+1.8V0 R526 2.2K 4 R546 1K 4 NV_CLE H_SNB_IVB# 9
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	R784 1K 4 ACZ_SYNC
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Overriden	GPIO33_E ACZ_SDOUT R573 1K 4 +V3.3A_1.5A_HDA_IO
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)	
GPIO28	Different from Calpella On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	
SPI_MOSI	ITPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	

Cougar Point/Panther Point (GPIO,VSS_NCTF,RSVD)




GPIO27
With Intel LAN:
Connect to LANWAKE# pin on the LAN
Without Intel LAN:
Used to wake event from DSx




BOARD ID SETTING


Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
DB R62 UMA			0	0	0	0
DB R62 DIS			0	0	1	1
			0	1	1	1
			1	1	1	1
			0	0	0	0





MFG-TEST






Swap GPIO



Intel ME Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default)
High = Enable



GPIO Pull-up/Pull-down(CLG) for DS3






PROJECT : R62
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 4/6 (GPIO/MISC)	1A
Date: Monday, October 22, 2012	Sheet 9 of 43	

POWER




1.3 A (60mils)









Size Custom	Document Number PCH 5/6 (POWER)	R
Date: Monday, October 22, 2012	Sheet 10 of 43	


Cougar Point/Panther Point (GND)




Cougar Point/Panther Point (GND)











Memory Type	
DDR3	27-MHz (± 30 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to XO_IN, and 198-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.)

For M3's/ Sun
Change La, Lb
Bead to 0 ohm




Debug only,
for clock observation,
if not needed, DNI

route 50ohms
single-ended/
100ohms diff and keep short



PROJECT : R62
Quanta Computer Inc.




Memory Aperture size


GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1


It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.


CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (STD) 101 - 1Mbit M25P05A (STD) 101 - 2Mbit M25P20 (STD) 101 - 4Mbit M25P40 (STD) 101 - 8Mbit M25P80 (STD) 100 - 512Kbit Pm25LV512 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX

Power Up/Down Sequence





















CHANNEL A: 256MB/512MB DDR3






24




Green CLK Circuitry




25

EMI request







7,10,23,27,31,32,33,34,35V
23 +5V_HDMIC
2,6,7,8,9,10,12,13,14,23,24,25,27,29,30,31,32,33,36,39,40,42

EMI request



close to HDMI conn

Close to HDMI Connector



Change footprint to
hdmi-2he1624-000111f-19p

8 CLK_PCIE_REQ2# R446 0.4/S CLK_PCIE_REQ2# R

SP1	SD D1	MS D1
SP2	SD D0	MS D0
SP3	SD CLK	MS D0
SP4	SD CMD	MS D2
SP5	SD D3	MS D3
SP6	SD D2	MS CLK
SP7	SD WP	MS BS

Share Pin

close to chip pin

8 CLK_PCIE_CARDP
8 CLK_PCIE_CARDN
8 PCIE_RXP3_CARD
8 PCIE_RXN3_CARD


PCIE_TXP3_CARD
PCIE_TXN3_CARD
C598 0.1U/10V_4
C597 0.1U/10V_4

Please add 9 GND VIAS
connection with thermal PAD

R435 need colse to Chip

SD / MMC
CARD READER

CN8



close to chip pin

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239

RTS5239


RTS5239

RTS5239

RTS5239

RTS5239

CLOSE CONN



Reserve for EMI

SD D0 C1049 *5.6P/16V_4
SD D1 C586 *5.6P/16V_4
SD D2 C610 *5.6P/16V_4
SD D3 C1050 *5.6P/16V_4
SD CLK C1100 *5.6P/16V_4

Close to CN8


Reserve for EMI

SD D0 C1069 *5.6P/16V_4
SD D1 C612 *5.6P/16V_4
SD D2 C611 *5.6P/16V_4
SD D3 C1068 *5.6P/16V_4


Close to U38

2,6,7,8,9,10,12,13,14,23,24,25,27,29,30,31,32,33,36,39,40,42


Close to PIN1




TO Digital MIC




Close to Pin 9



Close to Pin 34,35,36




PD#




7.10.23.25.31.32.33.39+5V
2.6.7.8.9.10.12.13.14.23.24.25.26.29.30.31.32.33.36.39.40.42
4.10.12.33
+1.5V

>40mils trace




Close to PIN26



Close to PIN40


Analog

Digital




Close to Pin 13

Keep L_SPK+/- and R_SPK+/-
trace width 30 mil least




Close to CODEC
Speaker 4 ohm: 40mils

Check layout
mount location



TO Internal Speakers




Close to CODEC




PROJECT : R62
Quanta Computer Inc.



Size	Document Number	Rev
Custom	Azalia ALC3227	1A
Date: Monday, October 22, 2012	Sheet 27 of 43	



10,29,33,35,36,37,38,39,40,41,42,43
2,6,7,8,9,10,12,13,14,23,24,25,26,27,29,30,31,32,33,36,39,40,41
25,29,39 +3VLANVCC



SI DEL reserve parts



For GbE

- * Place Cc,Cd,Ce,Cf close to each VDD10 pin-- 3, 22, 8, 30

For 10/100 NA Ce,Cf

- * Place Ce, Cf close to each VDD10 pin-- 8, 30 only,

For GbE

- * Place Cf close to each VDD10 pin-- 22 (reserve)

For 10/100



- * Place Cg close to each VDD10 pin-- 30 (reserve)

For 10/100


- * Stuff Ca and Ce only, close to each VDD33 pin-- 23, 32

For GIGA


- * Stuff Ca and Cb only, close to each VDD33 pin-- 11, 32



2,6,7,8,9,10,12,13,14,23,24,25,26,27,30,31,32,33,36,39,40,42
25,39 +3VLANVCC






Right SIDE USBX1 and LAN CONN




KEYBOARD Con.


31




POWER BOTTON CONNECT





TOUCH PAD Con.




KEYBOARD PULL-UP



EC KB3930 has included K/B pull-up resistor and function




CPU FAN




SATA HDD CONNECTOR


32




SATA ODD CONNECTOR



follow INTEL DG change eject PU to +3V.



High : ODD power down
Low : ODD power on





+3V
+3VPCU
+5V
+12VALW



2,6,7,8,9,10,12,13,14,23,24,25,26,27,29,30,31,33,36,39,40,42
5,7,25,30,31,33,34,35
7,10,23,25,27,31,33,39
34,39,43


Mini PCI-E Card 1 WLAN

33











+1.05V 2,4,6,7,8,9,10,25,30,40




1.8V +/- 3%
Countinue current:2A
Peak current:3A
OCP minimum:4A





TPSS1462RGER/AL051462000




For CPU SV system agent
voltage slew rate of 0.5 -10 mV/ μ s

SEL0	SEL1	+VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V










PWRCNTL5	PWRCNTL4	PWRCNTL3	PWRCNTL2	PWRCNTL1	V-CORE
0	1	1	1	1	1.125V
1	0	0	0	0	1.100V
1	0	0	0	1	1.075V
1	0	0	1	0	1.050V
1	0	0	1	1	1.025V
1	0	1	0	0	1.000V
1	0	1	0	1	0.975V
1	0	1	1	0	0.950V
1	0	1	1	1	0.925V
1	1	0	0	0	0.900V
1	1	0	0	1	0.875V
1	1	0	1	0	0.850V
1	1	1	0	0	0.825V
1	1	1	0	1	0.800V
1	1	1	0	1	0.775V

Default







Mars (25W)

+VGA_CORE
Countinue current: 25A
Peak current: 30A
OCP minimum: 33A
L-L: 0mV/A

R2 Value	P/N	1.0V_VGA
10K	CS31002FB26	1.0V
11.3K	CS31132FB07	0.95V

+0.95V +/- 3%
 Countinue current:2A
 Peak current:3A
 OCP minimum:4A



- +1.8V_VGA 15,16,18,19,25
- +1.0V_VGA 14,16,18,19
- +3V_VGA 18