


400 series Palazzo / X73A (UMA/DIS) Schematics



DIS only

DDR3L 1600MHz 16GB PAGE 10

DDR3L 1600MHz 16GB PAGE 09

Single Channel-B
DDR3L 1600

4 pcs of x16
64bit

DDR3 1GB/2GB, gDDR3 1GB/2GB, gDDR3 1GB/2GB, gDDR3 1GB/2GB

PAGE 16

Graphics Controller
AMD Meso Pro 64-bit gDDR3
M/B down dGPU S3 Package 18W TDP

PAGE 11~15

10/100/1000 NIC
Realtek RTL8111HSH
PAGE 24

Card Reader controller
RT55237-GR
PAGE 34

MicroSD Socket
PAGE 34

on Daughter Board

on Forced Pad Board

PCB 6L STACK UP(1.2mm)

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : BOT


PROJECT : 400 SERIES
Quanta Computer Inc.

NB5

Size	Document Number	Rev
	Block Diagram	1A
Date: Friday, July 24, 2015	Sheet 1 of 62	


	QBCON	TOPBSQ
Carrizo	AJ1802CUT01	AJ1802CUT02

Carrizo DB phase use AJ1802CUT00



ALF@1028:
HP request to add 4Lanes

Platform	Type	P/N
Carrizo	Gen 3	CH4222K9B04
Carrizo-L	Gen 1/Gen 2	CH4103K1B08




PROJECT : 400 SERIES
Quanta Computer Inc.


Size	Document Number	Rev
	Carrizo 1/7 (PCIE)	1A
Date: Friday, July 24, 2015		Sheet2 of 62

Ronny@1013:
2 So-Dimm per Channel (B)

1013@RNY: Also need to check AMD whether it can float or not?
1102@RNY: AMD recommend reserve test point at VREFDQ/ZVDDIO_MEM_S



CR-I only channel B




Place within 1000mil of the APU


PROJECT : 400 SERIES
Quanta Computer Inc.

Size Document Number Rev 1A
Carrizo 277 (MEM)

Date: Friday, July 24, 2015 Sheet 6 of 62



1016: Alfred
Swap the DDI Port frm DDI2 to DDI1.
CZ only




DP Switch or DP to VGA Chip


eDP

Thermal Sensor



ALF@1025:
CZ & CZ-L for LS



CZ: LS, CZ18V_CZL30V=1.8V
CZ-L: LS, CZ18V_CZL30V=3.3V



APU_PROCHOT# Signal Level:
CZ: +1.8V
CZ-L: +3.3V




CZ: Ra+Ls / 1.8V interface (level-shifter)
CZ-L: Rb / 3.3V interface


RNY@1122
Move LS to LCD side and follow CRB

CZ: R494, R487 Stuff
CZ-L: R494, R487 No Stuff

APU Serial VID
ALF@1030:
Needs confirm with AMD




GFX Serial VID
ALF@1030:
Needs confirm with AMD



VFX MODE VID Override table (VDD)

SVC	SVD	Boot Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V

HDT+ Connector for Debug only
Can remove on MP











IO Thermal Protect

ALF@1031:
Del NTC Circuit

PROJECT : 400 SERIES
Quanta Computer Inc.


Size: Document Number: Carrizo 3/7 (DIS/MISC) Rev: 1A
Date: Friday, July 24, 2015 Sheet: of 62



for GPIO145-148
CZ pop those resistor
CZ-L can NC them





ALF@1110:
HP confirmed the 00 for DIS, 11 for UMA, need to set in BOM

VBIOS_ID	VBIOS_ID1	VBIOS_ID2
Discrete VRAM Group #1	AGPI06	AGPI024
Discrete VRAM Group #2	0	1
Discrete VRAM Group #3	1	0
UMA	1	1



	PLT_ID1	PLT_ID2	PLT_ID3
Palazzo 15"	EGPIO95	EGPIO96	EGPIO101
	0	1	0

BOARD REVISION	BRD_ID1	BRD_ID2	BRD_ID3	BRD_ID4
DB0	0	0	0	0
DB1	0	0	0	0
DB2	0	0	1	0
DB3	0	0	1	1
DB4	0	0	1	0
SI1	0	1	0	0
SI2	0	1	0	1
SI3	0	1	1	1
SI4	0	1	1	1
PV1	1	0	0	0
PV2	1	0	0	1
PV3	1	0	1	0
PV4	1	0	1	1
MV1	1	1	0	0
MV2	1	1	0	1
MV3	1	1	1	0
MV4	1	1	1	1



ALF@1105:
Changed the "ODD_PWR" to EGPI093

RNY@1108: Changed LANLINK# to PU

ALF@1107: Changed WOL_EN and PD

Only CZ Stuff if no used

ALF@1119:
Reserved the CLKREQ# for dGPU

PV, 0420, change NMI_SMI_DBG# from AGPI086 to AGPI017, and delete CR_PWREN#


SI, 0117, fine tune GPU sequence

SI, 0201, reserved for fine tune GPU sequence

PV, 0414, change ACCEL_INTH# GPIO pin and Pull-up power rail





Only CZ-L Stuff if no used

SI, 0201, fine tune GPU sequence




Follow AMD checklist 53537_1_03 suggestion to stuff R118/R120/R122

TEST2	TEST1	TEST0	Description
0	0	0	FCH JTAG accessible from APU when TAPEN is asserted FCH JTAG pins are overloaded for multiple functions, in this configuration the FCH JTAG are used as non-JTAG pins
0	0	1	Reserved
0	1	X	Reserved
1	TMS	0	FCH JTAG multi-function pins are configured as JTAG pins, in this configuration the FCH TAP can be accessed from FCH JTAG pins
1	TMS	1	Use on ATE only Yuba JTAG enabled




Only CZ Stuff if no used
1029@RNY: DEVSLP0 is used, PU no need

ALF@1109:
HP request to add Card Reader weak feature




SI, 0203, change cap to fine tune XTAL



Integrated Clock Mode:
Leave unconnected.


PV, 0414, change RP1 to 33ohm, RP2 to 47ohm for CZ


SI, 0203, EMI solution



PV, 0414, change CLK_R3S_DEBUG R to 56ohm for CZ

1029@RNY: follow Leading NC
PV, 0415, follow AMD DG to PD LPC_PD_L, no used





BOTTOM SIDE DECOUPLING UNDER APU

BOTTOM SIDE DECOUPLING UNDER APU

DECOUPLING BETWEEN PROCESSOR AND DIMMS ACROSS VDDNB AND VSS SPLIT






BOTTOM SIDE DECOUPLING UNDER APU

R402
CZ: always pop
CZ-L PX: Stuff
UMA: No Stuff


R155
only pop on
CZ-L UMA SKU.

ALF@1031:
Changed Power Naming






+VDDCR_FCH_S5
R175
CZ: Stuff
CZ-L: No Stuff




CZ: All +APU_VDDGFX_RUN cap Stuff.
CZ-L: All +APU_VDDGFX_RUN cap No Stuff.







ALF@1031:
Changed Power Naming
1029@RN: follow DG





PROJECT : 400 SERIES
 Quanta Computer Inc.

Size	Document Number	Rev
	Carrzio 777 (GND)	1A
Date: Friday, July 24, 2015		Sheet 8 of 62





PROJECT : 400 SERIES
Quanta Computer Inc.

NB5

Size Custom	Document Number System Memory 1/2 (4H)	Rev 1A
Date: Friday, July 24, 2015	Sheet 9 of 82	


Ronny@1013:
2 So-Dimm per 1 Channel



DDR3 Thermal Sensor

1028: Ronny
delete DDR thermal IC, please refer to Page41



Place these Caps near So-Dimm1.



PROJECT : 400 SERIES
Quanta Computer Inc.

NB5

Size Custom	Document Number System Memory 2/2 (4H)	Rev 1A
Date: Friday, July 24, 2015		Sheet 10 of 62



MPS Implementation

- Connect GPD2_28 to 10K pull-down to enable HUP2
- If any of PS_0/1/2/3 is not used, leave "no connect"
- R_pull, R_pull and C must be properly populated per tables below
- Place HUP2 circuit components as close to the ACES as possible
- Total DC resistance of trace between C and C should be less than 2 ohms
- Total DC resistance of trace between C and ground should be less than 2 ohms
- Trace capacitance should be less than 100pF. Resistors should be of +/-1% tolerance

C (pF)	BSN(C)	F, W (mm)	BSN(C,1)
680	00	NC	4300
82	00	NC	2000
10	10	4330	2000
10	10	4330	000
NC	11	6880	4990
		4330	4990
		3340	5030
		3400	10000
		4700	NC

R (ohm)	F, W (mm)	BSN(C,1)
10K	NC	4300
10K	NC	2000
10K	10	4330
10K	10	4330
10K	11	6880
		4330
		3340
		3400
		4700

MIPS Bit	Strap Name	Description	Recommended Settings
PS_001	ROM_CONFIG00	If STRAP BIOS_ROM_EN = 1, ROM_CONFIG(0,0) define the BIOS type.	
PS_002	ROM_CONFIG01		Design dependent, see the description.
PS_003	ROM_CONFIG02		Design dependent, see the description.
PS_040	N/A	Reserved for internal use only. Must be 1 at reset.	1
PS_050	N/A	Reserved.	1
PS_101	STRAP_BIF_GEN3_EN_A	PCIE GEN3 capability. 1 = PC3 GEN3 is supported. 0 = PC3 GEN3 is not supported.	Design dependent, see the description.
PS_102	STRAP_BIF_CLK_PEN_EN	Determine whether or not the PC3 reference clock power management capability is reported in the PCI configuration space (otherwise known as CLKREQ). 0 = The CLKREQ power management capability is disabled. 1 = The CLKREQ power management capability is enabled.	0
PS_103	N/A	Reserved for internal use only. Must be 0 at reset.	0
PS_104	STRAP_TX_CFG_DRV_FULL_SWING	Control the transmitter full-swing mode. 0 = The transmitter half-swing is enabled. 1 = The transmitter full-swing is enabled.	1
PS_105	STRAP_TX_DEEMPH_EN	PCI EXPRESS5 transmitter de-emphasis enable. 0 = Tx de-emphasis disabled. 1 = Tx de-emphasis enabled.	Design dependent, see the description.
PS_201	N/A	Reserved.	0
PS_202	N/A	Reserved.	0
PS_203	STRAP_BIOS_ROM_EN	To enable the external BIOS ROM device. 0 = Enable the external BIOS ROM device. 1 = Enable the external BIOS ROM device.	Design dependent, see the description.
PS_240	N/A	Reserved.	1
PS_250	N/A	Reserved.	1
PS_301	BOARD_CONFIG00	Board configuration related strap, such as for memory ID.	Design dependent, see the description.
PS_302	BOARD_CONFIG01		Design dependent, see the description.
PS_303	BOARD_CONFIG02		Design dependent, see the description.
PS_304	N/A	Reserved.	1
PS_305	N/A	Reserved.	1

Table 3-24 Primary Memory Aperture Sizes Requested at PCI Configuration

Size of the Primary Memory Apertures	ROM_CONFIG(2,0)
128 MiB	000
256 MiB	001
512 MiB	010
Reserved	011
1 GiB	Not Supported
2 GiB	Not Supported
4 GiB	Not Supported

PS_3[3:1]	Vendor	Type	Vendor P/N	QCI P/N (BS/QCOR)	PU	PD
000	Samsung - 0 die	128Mx16 *4,1000Mhz	K4W2G1646Q-BCLA	AKD5MG7508/AKDSMG7509	NC	4.75K
001	Samsung - E die	256Mx16 *4,1000Mhz	K4W4G1646E-BCLA	AKD5PGD7500/AKDSPGD7501	8.45K	2K
010	Hynix - Huma F die	128Mx16 *4,1000Mhz	H5TC2663FFR-11C	AKD5M2DTW02/AKDSM2DTW03	4.53K	2K
011	Hynix - C(Polaris)	256Mx16 *4,1000Mhz	H5TC4663CFFR-N0C	AKD5PD2TW01/AKDSPD2TW02	5.93K	4.99K
100	Hynix - K die	128Mx16 *4,1000Mhz	MT41J128M163T-093G:K	AKD5SG3TL16/AKDSG3TL17	4.53K	4.99K
101	Micron - E die	256Mx16 *4,1000Mhz	MT41J125M16EA-093G:E	AKD5P2TL00/AKDSP2TL01	3.24K	5.62K
110	SKhance - F die	128Mx16 *4,1000Mhz	W75C8128M16FP-FL	AKD5MGDTF00/AKDSMGDTF01	3.4K	10K
111	Nanya - A die	256Mx16 *4,1000Mhz	W75C8256M16DP-FL	AKD5PGDTF02/AKDSPGDTF03	4.75K	NC

Vendor ID
00 = Samsung
01 = Hynix
10 = Micron
11 = Nanya

VRAM density
0=128Mx16
1=258Mx16

Meso Multi-level Pin Straps
MIPS Bit: PS_3 mapping between the bit value and resistor values

PROJECT : 400 SERIES
Quanta Computer Inc.



NBS

Doc Number: **TOPAZ_S3_Main**

Date: **Fri, 24 Jul 2015**

Rev: **1A**

Page: **12** of **62**



CONFIGURATION STRAPS-- SEE EACH DATABOOK FOR STRAP DETAILS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET



RECOMMENDED SETTINGS
 0= DO NOT INSTALL RESISTOR
 1 = INSTALL 3K RESISTOR
 X = DESIGN DEPENDANT
 NA = NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	0
			X
RSVD	GPIO2	RESERVED	0
RSVD	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS (Removed on Seymour/Whistler)	0
RSVD	H2SYNC	RESERVED	0
AUD[1]	HSYNC	SEE DATABOOK FOR DETAIL	0
AUD[0]	VSYN	SEE DATABOOK FOR DETAIL	0
RSVD	GENERICC	RESERVED	0


NOTE1: AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET.

GPIO21 H2SYNC GENERICC GPIO8 GPIO2

POWER UP / POWER DOWN SEQUENCE



	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
Size	Document Number		
	TOPAZ_S3_GND/LVDS/Strap		
Date:	Friday, July 24, 2015	Sheet	13 of 62



ALF@1029: Follow Power Side



	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
Size	Document Number	TOPAZ S3 Power	
Date:	Friday, July 24, 2015	Sheet	14 of 62


[16]	VMA_ODT0	VMA_ODT0
[16]	VMA_ODT1	VMA_ODT1
[16]	VMA_RAS0#	VMA_RAS0#
[16]	VMA_RAS1#	VMA_RAS1#
[16]	VMA_CAS0#	VMA_CAS0#
[16]	VMA_CAS1#	VMA_CAS1#
[16]	VMA_WE0#	VMA_WE0#
[16]	VMA_WE1#	VMA_WE1#
[16]	VMA_CSA0#_0	VMA_CSA0#_0
[16]	VMA_CSA1#_0	VMA_CSA1#_0
[16]	VMA_CKE0	VMA_CKE0
[16]	VMA_CKE1	VMA_CKE1
[16]	VMA_CLK0	VMA_CLK0
[16]	VMA_CLK0#	VMA_CLK0#
[16]	VMA_CLK1	VMA_CLK1
[16]	VMA_CLK1#	VMA_CLK1#
[16]	VMA_WDQS[7..0]	VMA_WDQS[7..0]
[16]	VMA_RDQS[7..0]	VMA_RDQS[7..0]
[16]	VMA_DM[7..0]	VMA_DM[7..0]
[16]	VMA_DQ[63..0]	VMA_DQ[63..0]
[16]	VMA_MA[15..0]	VMA_MA[15..0]
[16]	VMA_BA0	VMA_BA0
[16]	VMA_BA1	VMA_BA1
[16]	VMA_BA2	VMA_BA2

support 1gbit
VRAM (64M X 16)

VMA_DQ0	K27	DOA0_0
VMA_DQ1	J29	DOA0_1
VMA_DQ2	H30	DOA0_2
VMA_DQ3	H32	DOA0_3
VMA_DQ4	G28	DOA0_4
VMA_DQ5	F28	DOA0_5
VMA_DQ6	F32	DOA0_6
VMA_DQ7	F30	DOA0_7
VMA_DQ8	C30	DOA0_8
VMA_DQ9	F27	DOA0_9
VMA_DQ10	A28	DOA0_10
VMA_DQ11	C28	DOA0_11
VMA_DQ12	E27	DOA0_12
VMA_DQ13	G26	DOA0_13
VMA_DQ14	D26	DOA0_14
VMA_DQ15	F25	DOA0_15
VMA_DQ16	A25	DOA0_16
VMA_DQ17	C25	DOA0_17
VMA_DQ18	E25	DOA0_18
VMA_DQ19	D24	DOA0_19
VMA_DQ20	E23	DOA0_20
VMA_DQ21	F23	DOA0_21
VMA_DQ22	D22	DOA0_22
VMA_DQ23	F21	DOA0_23
VMA_DQ24	E21	DOA0_24
VMA_DQ25	D20	DOA0_25
VMA_DQ26	F19	DOA0_26
VMA_DQ27	A19	DOA0_27
VMA_DQ28	D18	DOA0_28
VMA_DQ29	F17	DOA0_29
VMA_DQ30	A17	DOA0_30
VMA_DQ31	C17	DOA0_31
VMA_DQ32	E17	DOA0_0
VMA_DQ33	D16	DOA0_1
VMA_DQ34	F15	DOA0_2
VMA_DQ35	A15	DOA0_3
VMA_DQ36	D14	DOA0_4
VMA_DQ37	F13	DOA0_5
VMA_DQ38	A13	DOA0_6
VMA_DQ39	C13	DOA0_7
VMA_DQ40	E11	DOA0_8
VMA_DQ41	A11	DOA0_9
VMA_DQ42	C11	DOA0_10
VMA_DQ43	F11	DOA0_11
VMA_DQ44	A9	DOA0_12
VMA_DQ45	C9	DOA0_13
VMA_DQ46	F9	DOA0_14
VMA_DQ47	D8	DOA0_15
VMA_DQ48	E7	DOA0_16
VMA_DQ49	A7	DOA0_17
VMA_DQ50	C7	DOA0_18
VMA_DQ51	F7	DOA0_19
VMA_DQ52	A5	DOA0_20
VMA_DQ53	E5	DOA0_21
VMA_DQ54	C3	DOA0_22
VMA_DQ55	E1	DOA0_23
VMA_DQ56	G7	DOA0_24
VMA_DQ57	G6	DOA0_25
VMA_DQ58	G1	DOA0_26
VMA_DQ59	G3	DOA0_27
VMA_DQ60	J6	DOA0_28
VMA_DQ61	J1	DOA0_29
VMA_DQ62	J3	DOA0_30
VMA_DQ63	J5	DOA0_31



MEMORY INTERFACE

MAA0_0	K17	VMA_MA0
MAA0_1	J20	VMA_MA1
MAA0_2	H23	VMA_MA2
MAA0_3	G23	VMA_MA3
MAA0_4	G24	VMA_MA4
MAA0_5	H24	VMA_MA5
MAA0_6	J19	VMA_MA6
MAA0_7	K19	VMA_MA7
MAA0_8	G20	VMA_MA13
MAA0_9	L17	VMA_MA15
MAA1_0	J14	VMA_MA8
MAA1_1	K14	VMA_MA9
MAA1_2	J11	VMA_MA10
MAA1_3	J13	VMA_MA11
MAA1_4	H11	VMA_MA12
MAA1_5	G11	VMA_BA2
MAA1_6	J16	VMA_BA0
MAA1_7	L15	VMA_BA1
MAA1_8	G14	VMA_MA14
MAA1_9	L16	
E32	VMA_DM0	
E30	VMA_DM1	
A21	VMA_DM2	
C21	VMA_DM3	
E13	VMA_DM4	
E3	VMA_DM5	
F4	VMA_DM7	
H28	VMA_RDQS0	
C27	VMA_RDQS1	
A23	VMA_RDQS2	
E19	VMA_RDQS3	
E15	VMA_RDQS4	
D10	VMA_RDQS5	
D6	VMA_RDQS6	
G6	VMA_RDQS7	
H27	VMA_WDQS0	
A27	VMA_WDQS1	
C23	VMA_WDQS2	
C19	VMA_WDQS3	
C15	VMA_WDQS4	
E9	VMA_WDQS5	
C5	VMA_WDQS6	
H4	VMA_WDQS7	
L18	VMA_ODT0	
K16	VMA_ODT1	
H26	VMA_CLK0	
H25	VMA_CLK0#	
G9	VMA_CLK1	
H9	VMA_CLK1#	
G22	VMA_RAS0#	
G17	VMA_RAS1#	
G19	VMA_CAS0#	
G16	VMA_CAS1#	
H22	VMA_CSA0#_0	
J22	VMA_CSA1#_0	
G13	VMA_CSA1#_0	
K13		
K20	VMA_CKE0	
J17	VMA_CKE1	
G25	VMA_WE0#	
H10	VMA_WE1#	



Place all these components very close to GPU (within 25mm) and keep all component close to each Other (within 5mm) except Rser2



This basic topology should be used for DRAM_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reser Signal Spec.




route 50ohms
single-ended/100ohms diff
and keep short

	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
	Size	Document Number	
	TPOAZ_S3_MEM_Interface		
	Date: Friday, July 24, 2015	Sheet 15 of 62	

PV, 0415, follow leading project to add MOSFET for FPR_OFF



FOUNDER DEBUG 2015/07/24

 NB5	PROJECT : 400 SERIES Quanta Computer Inc.	
	Size Custom	Document Number Finger Printer
Date: Friday, July 24, 2015		Sheet 17 of 62


400 series 0930 Delete DP DemultiPlexer due to not support docking

400 series 1001 change to LVDS/eDP co-design


ALF@1119:
HP confirmed to remove the eDP to LVDS convertor.

FOR ERD DEBUG 2015/07/24


[4,5,6,7,9,10,11,17,19,20,21,22,23,24,25,26,28,29,31,34,35,36,37,39,41,42,43,48,50,52,58] +3V

	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number RTD2136	
Date: Friday, July 24, 2015		Sheet 18 of 62	


LID Switch 400 series 1001 change LVDS/eDP co-design




1124@RNY
Follow T/L BLON circuit
& avoid assembly ESD protection




SI, 0209, EMI need to add CMC
PVR, 0720, delete USB2.0 0ohm co-layer





SI, 0209, EMI need to add CMC



PV, 0421, L19 change to 300ohm bead for EMI




1029@RNY: follow DG, eDP HPD PD 100K




R31 close to U2
for eDP,stuff


For eDP
Close to LVDS connector




ALF@1113:
Swapped Pin to sync up with 13"




For eDP, close to CN2
1122@RNY
Follow CRB panel level shifter control
CZ only



CZ-L only
[4,19] APU_DISP_ON R354 CZ@0.4 DISP_ON
[4,19] APU_LVDS_BLON R359 CZ@0.4 OUT LVDS_BLON
[4,19] APU_DPST_PWM R365 CZ@0.4 OUT_DPST_PWM



	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
	Document Number LCD CONN/LID/CAM-D-MIC	Sheet 19 of 82	
Size Custom	Date: Monday, July 27, 2015		




From:
DP Switch's Main Link
and AUXLink Port




- Note:
- 1- C1,C3,C6,C8,C9,C11,C12,C19,C20 Should be close to chip
 - 2- C12 should be X5R material
 - 3- R1 should be 12K ohm with +/-1%
 - 4- R8, R9, R10 should be 75 ohm with +/-1%

From:
APU LPCCLK 33MHz
or 27MHz XTAL? (Reserved)
use embeded OSC




1103@RNY:
need change L11~L13 to 0402 size PN and value
SI, 0201, change to EMI solution 75ohm+5.6pF
PV, 0414, change to EMI solution 75ohm+10pF



Mode Configure Table(Power On Latch)

		POL1_SDA(PIN22)	
		0	1
POL2_SCL(PIN23)	0	X	EP MODE
	1	ROM ONLY MODE	EEPROM MODE




EEPROM MODE


In EEPROM mode, an additional EEPROM is needed.
EEPROM should configure with following conditions.

- 1- EEPROM with a size of 16K-Byte
- 2- EEPROM device should be 2-byte addressing device
- 3- Slave address should configure as 0xA8

CIIC_SCL, CIIC_SDA Connection




Embedded LDO



PROJECT : 400 SERIES
Quanta Computer Inc.

Size Custom Document Number DP to VGA Rev 1A
Date: Friday, July 24, 2015 Sheet 20 of 62



GPIO SW (PIN-45)
 For Control Switching: (PIN-53 MODE:Low)
 SW = L: DP output is selected
 SW = H: TMDS output is selected

 For Automatic Switching: (PIN-53 MODE:High)
 SW = L: DP output has higher priority
 SW = H: TMDS output has higher priority.

Hybrid DDC/AUX

HPD signal
 (INPUT) HDMI 1.4a: VHIGH 2.4 ~ 5.3V
 VLOW 0 ~ 0.4V
 (OUTPUT) PS8339B: VHIGH Min: 2.4V
 VLOW Max: 0.4V

ALF@1114:
 Use the PS8339A firstly.

ALF@1117:
 Changed +1.5V for PS8339A


ALF@1029:
 PU=TMDS Higher priority.

ALF@1029:
 DPTMDS_SEL --> Can be config on BIOS Manual.
 Need to check with BIOS team for Carrizo L

ALF@1029:
 PD=DP Higher priority, HP request DP as default.

ALF@1117:
 Changed +1.5V for PS8339A


1015: Ronny
 check DP SW output DP need CAP?
To DP2VGA Translator



ALF@1117:
 Changed +1.5V for PS8339A

PS8339B - Pin Control Mode

3 Levels Input:
 L: Low
 H: High
 M: VDD33/2, connect both pull-up and pull-down resistors



ALF@1029:
 MODE = M, HP request it as default.

MODE = L: Control Switching Mode, HDMI ID disable (V)
 = H: Automatic Switching Mode, HDMI ID disable (DVI)
 = M: Automatic Switching Mode, HDMI ID enable (HDMI)

TMDS_PRE = L: no pre-emphasis
 = H: 1.5dB pre-emphasis
 = M: 3.0dB pre-emphasis


TMDS_RT = L: Standard open drain driver
 = H: Open drain driver with termination resistors

TMDS_DDCBUF = L: DDC pass through
 = H: DDC active buffer
 = M: DDC pass through with 40 kohm pull up resistor

PEQ = L: default, LEQ, compensate channel loss up to 12dB @ HBR2
 = H: HBEQ, compensate channel loss up to 12dB @ HBR2
 = M: LLEQ, compensate channel loss up to 5dB @ HBR2

Layout Notes:
 Stubs Trace less than 150mil

CZ only (co-lay with CZ-L)





ALF@1114:
 Del R.

Layout Notes:
 Stubs Trace less than 150mil





CZ only (co-lay with CZ-L)

1016: Alfred
 Swap the DDI Port frm DDI2 to DDI1.
1015: Ronny
 check DP SW output HDMI need CAP?







DP_CFG1 (PIN-29) = L: default, auto test disable & input offset cancellation enable
 = H: auto test enable & input offset cancellation enable
 = M: auto test disable & input offset cancellation disable

 DP_CFG0 (PIN-44) = L: default, automatic EQ enable & AUX interception enable
 = H: automatic EQ disable & AUX interception enable
 = M: automatic EQ disable & AUX interception enable, no pre-emphasis, 800mVpp swing



1014@Ronny : remove re-driver IC
 1015@Ronny: Add DP Switch
 1016@Alfred: Changed the DDI1 to DDI2


1028@Ronny : change FP only
 need confirm PN then change PN




1028@RNY: follow X21 HPD circuit

for EMI request

DEBUG 2015/07/24



2015/07/24





PROJECT : 400 SERIES
Quanta Computer Inc.

Size: Custom | Document Number: Audio Codec CX7501 | Rev: 1A
 Date: Friday, July 24, 2015 | Sheet 23 of 62

USB2.0 x2/LAN/Headphone_Mic Combo Jack Daughter Board Connector


PVR, 0720, delete USB 0 ohm co-lay

400 series 1029



ALF@1025:
Following AMD Leading

51519-04001-V02
hds-50871-04041-001-40p-I
DFFC40FR083





ALF@1031:
HP requested LAN PCIE wake to PWRBTN#

ALF@1031:
Needs to add 1 Pin for LAN Link to FCH.
Waiting for discussing with internal team

NB5	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number	Audio/USB BOARD	
Date: Friday, July 24, 2015	Sheet 24	of 62	


FOR DEBUG



1028@Ronny: change FP and PN

SI, 0211, change LED R

FOR EPD DEBUG 2015/07/24

	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number Function Conn./LED		
Date: Friday, July 24, 2015	1	Sheet 25 of 82	

TPM (1.2 or 2.0)

ALF@1031:
Changed Power Nameing
1023@Ronny: follow Leading platform

1023@Ronny: follow Leading platform

ALF@1031:
Changed Power Nameing
SI, 0117, unstuff for double PU


ALF@1106:
When CZ, Stuff Q1

ALF@1106:
When CZ-L, Stuff R1

ALF@1118:
Following AMD Leading DB1.

ALF@1119:
Updated the QCI P/N
PV, 0415, update TPM PN with 06.40 FW






Need apply PN



PROJECT : 400 SERIES
Quanta Computer Inc.



Size Custom	Document Number TPM SLB9665_QFN	Rev 1A
Date: Friday, July 24, 2015		Sheet 26 of 62

USB 2.0/3.0 Combo



USB3.0
 USB3.0 Re-driver IC

1016: Alfred
 Added USB3.0 Re-driver for Lower Left.



Layout Notes:
 Stubs Trace less than 150mil
 1112@ALF Deleted the bypass way, due to the space limitation.

Table 4. C1 pin controls long/medium/short traces

State	Channel type	Pin C1 state	Channel B		Channel A	
			EQ [U]	DE [U]	OS [U]	OS [U]
H	Long	H	9 dB	-5.3 dB	1.1 V	
high-Z	Medium	high-Z	6 dB	-3.1 dB	1.0 V	
L	Short	L	3 dB	0 dB	0.9 V	

Table 5. C2 pin controls long/medium/short traces

State	Channel type	Pin C2 state	Channel A		Channel B	
			EQ [U]	DE [U]	OS [U]	OS [U]
H	Long	H	9 dB	-5.3 dB	1.1 V	
high-Z	Medium	high-Z	6 dB	-3.1 dB	1.0 V	
L	Short	L	3 dB	0 dB	0.9 V	




PROJECT : 400 SERIES
 Quanta Computer Inc.

Size Custom	Document Number USB 3.0/USB3 Re-driver	Rev 1A
Date: Friday, July 24, 2015		Sheet 27 of 82

400 series 0930 Delete USB 3.0 redriver due to not support docking

Accelerometer Sensor

G-Sensor Power need check



Touch screen


ALF@1028:
HP Confirmed, 400 Series AMD does NOT support the Touch Screen.

1028@Ronny:
need change pin define


[24,27,31,34,43,44,45,46,47,48,50,52,53,55,56,58] +5VPCU
[7,9,32,33,35,36,38,39,40,41,42,43,44,45,47,52,55,57] +3VPCU

	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number Accelerometer		
Date: Friday, July 24, 2015	Sheet 28 of 82		

Mini Card WLAN/BT(Option) 1.5A for WLAN



[4,5,6,7,9,10,11,17,19,20,21,22,23,24,25,26,28,31,34,35,36,37,39,41,42,43,48,50,52,58] +3V
 [22,23,24,32,35,37,52,58] +5V
 [7,25,32,33,35,36,38,39,40,41,42,43,44,45,47,52,55,57] +3VPCU


 NB5	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number NGFF WLAN/BT	Date: Monday, July 27, 2015	
		Sheet	29 of 82

FOR RELEASE
 2015/07/24




ALF@1025:
400 Series AMD does Not support the WWAN.
So, Del the related WWAN_DET# components.

RNY@1209:
400 Series AMD does Not support the M.2 SSD

FOR ERD DEBUG 2015/07/24

	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number WWAN NGFF or SSD		
Date: Friday, July 24, 2015	Sheet	30	of 62

EMI CAP




PV_0422, reserve one more ESD part at each ESDGND
 PV_0514, stuff varistor


FOR ERD DEBUG 2015/07/24

		PROJECT : 400 SERIES		Rev 1A
		Quanta Computer Inc.		
Size Custom	Document Number HOLE	Date: Friday, July 24, 2015	Sheet 31 of 62	

KEYBOARD Con.




KEYBOARD PULL-UP





ALF@1113: Changed the always power

ALF@1112
 HP confirmed:
 DB Stage: S1 Stage:
 1. Pin 8: VCC 1, Pin 8: KSO(13)
 2. Pin 9: NC 2, Pin 9: KSO(12)

1103@RNY: change FP and need add QPN



1028@Ronny: change FP and PN



[4,5,6,7,9,10,11,17,19,20,21,22,23,24,25,26,28,29,31,34,35,36,37,39,41,42,43,48,50,52,58] +3V
 [22,23,24,35,37,52,58] +5V
 [7,25,33,35,36,38,39,40,41,42,43,44,45,47,52,55,57] +3VPCU

PROJECT : 400 SERIES
Quanta Computer Inc.


NB5

Size Custom	Document Number KB/KB light	Rev 1A
Date: Friday, July 24, 2015	Sheet 32 of 82	

Power Botton Connector

1112@RNY: change to 4Pin FP and PN



ALF@1115:
HP requested to modify the Power Switch.




SI, 0211, change LED R to 330 PV, 0414, change LED R to 470

LED

LID_SW#_3_Q *470K 4 R37
ON_OFF#1 *470K 4 R379



ALF@1114:
HP requested to reserve the reset IC




ALF@1119:
Updated the QCI P/N

FOR DEBUG 2015/07/24




	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number		
	33 -- PB/LID		
Date: Friday, July 24, 2015		Sheet 33 of 82	



TP/Card Reader Connector

1028@Ronny: change FP and PN




Touch POINT

PV, 0414, remove CN9.8 CR_WAKE#

PV, 0420, delete R722




PV, 0415, change 430ohm for lightness tuning





PROJECT : 400 SERIES
Quanta Computer Inc.

NB5	Size Custom	Document Number 34 -- Forced Pad/Card reader	Rev 1A
	Date: Friday, July 24, 2015	Sheet 34 of 82	




FOR ERD DEBUG 2015/07/24




 NB5	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number	Date: Friday, July 24, 2015	
35 -- FAN		Sheet 35 of 82	Rev 1A


Thermal sensor



HW protect



$$RSET (K OHM) = 0.0012T^2 - 0.9308T + 96.147$$



[4,5,6,7,8,10,11,17,19,20,21,22,23,24,25,26,28,29,31,34,35,37,39,41,42,43,48,50,52,58] +3V
[7,25,32,33,35,38,39,40,41,42,43,44,45,47,52,55,57] +3VPCU



PROJECT : 400 SERIES
Quanta Computer Inc.

NB5

Size Custom	Document Number 36 -- Thermal IC	Rev 1A
Date: Friday, July 24, 2015	Sheet 36 of 82	

SATA-HDD

**400 series 0929
Footprint and P/N TBD**




FOR ERD DEBUG

1028@Ronny: change to Vine 15" CONN


SATA-ODD

ALF@1031:
HP requested to add the ZPODD for 400 Series


- GPIO PIN needs to check with HP:**
1. ZERO_ODD_DA#
 2. ZERO_ODD_DP#
 3. ODD_PWR



ALF@1031:
Close to Conn Pin




[4,5,6,7,9,10,11,17,19,20,21,22,23,24,25,26,28,29,31,34,35,36,39,41,42,43,48,50,52,58] +3V
[22,23,24,32,35,52,58] +5V
[7,25,32,33,35,36,38,39,40,41,42,43,44,45,47,52,55,57] +3VPCU



**PROJECT : 400 SERIES
Quanta Computer Inc.**

Size B	Document Number 37 -- HDD/ODD	Rev 1A
Date: Friday, July 24, 2015		Sheet 37 of 62

EC debug conn.




ALF@1027:
Following AMD Leading.

ALF@1115:
Following it in AMD Leading DB1.

1028@Ronny: change PN to DFHD24MS025

FOR ERD DEBUG 2015/07/24

 NB5	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number 38 - EC debug conn		
Date: Friday, July 24, 2015	Sheet 38 of 62		

400 series 1001 change to NPCE586H_TQFP

ALF@1025:
RTC naming is same as APU's.

Need apply P/N and footprint

ALF@1027:
Following AMD Leading.

SI, 0209, follow T/L change SHD_DIO2_NE to Pin#123

ALF@1115: T/L DB2
SI, 0201, change LOW_BAT# power state to +3V DEEP_SUS
PV, 0414, change LOW_BAT# power state to +3V, and connect to NMI_SMI_DBG#
PV, 0415, remove LOW_BAT# reserved pull-up +3VPCU

RNY@1105:
HP request to add SPI_WP to SPI

ALF@1025:
Follow AMD Leading 4.7uF.
SI, 0209, change CAP from 4.7u to 1u

ALF@1025:
Need to confirm with HP?
Leading is used P3V3DS.

DS=Always Power

A=S5 Power


Reserve for Pointing Stick

Reserve for USB Charging

ALF@1115:
Following Leading DB1

ALF@1028: for PLT_DET#
DIS -> PU
UMA -> PD

- ALF@1115:
Swapped EC GPIO PIN Notes: (following Leading DB1)
1. PLT_DET# from 39 to 102
 2. TACH_FAN_IN from 101 to 128
 3. KBC_SPI_SI_IN from 128 to 101
 4. KBC_SPI_CLK from 3 to 99
 5. ADP_PRESENT from 99 to 3
 6. KBC_PWR_ON from 100 to 127
 7. PVT_MOSI from 127 to 100
 8. FCH_WAKE#_EC from 103 to 93
 9. PVT_SCLK_R from 2 to 98
 10. VOLTAGE_ADC from 41 to 39
 11. ADP_DET from 31 to 49
 12. MAIN_BAT_DET# from 102 to 65
 13. New adding for ADP_ID_CHK at 78



PROJECT : 400 SERIES
Quanta Computer Inc.


Size Custom	Doc Number	Rev 1A
	EC Nuvoton NPCE576H_1	
Date: Friday, July 24, 2015	Sheet 39 of 82	

400 series 1001 change to NPCE586H_TQFP


ALF@1115:
New adding GPIO PIN on T/L DB1

SI, 0216, add R734 for Battery detect

SI, 0204, Add 0.1u to decrease noise
PV, 0416, delete original ADP_DET 0.1uF cap C617



DS=Always Power --> 3VPCU



ALF@1025:
It is strapping.

SI, 0201, remove AMBER_LED# PU
SI, 0209, remove 100 K pull-up on KSO7

ALF@1115:
AMBER_BATLED#:113
1. Strap : High=1.8V & 3.3V SPI Mode
2. Strap: Low = 3.3V only

ESD SOLUTION

ALF@1115:
Added it to avoid the leakage.

ALF@1025:
This pin is a strapping pin. AMD platform need to 4.7K PD
Please use a buffer to drive Amber LED.

RNY@1203: Follow leading change SPI strap to PU for 1.8V mode



ESD SOLUTION




ORDER DEBUG 2015/07/24

	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
	Size Custom Document Number EC Nuvoton NPCE576H_2	Sheet 40 of 82	
Date: Friday, July 24, 2015			

APU SPI ROM

Vender	Size	P/N (3.3V)	
WND	8M	AKE3EFP0N07	W25Q64FVSSIQ
GGD	8M	AKE2EZN0Q00	GD25B64CSIGR
Socket		DG008000004	


U18&U19 footprint 要重疊



ALF@1031:
Needs to confirm EC Vendor, if use +3VPCU,
will it has leakage for APU from SPI Bus?
CZ, should be OK!!
CZ-L, it is bypass, need to check?

ALF@1113:
Confirmed HP, SPI Power Rail same as EC.


Si, 0203, remove EC debug ROM



APU+EC 6*5mm WSON 8M share SPI ROM Socket


ALF@1103:
HP request to add SPI_WP to SPI

From EC



CZ only stuff


ALF@1113:
Reserved the +3V_DEEP_SUS for CZ-L.



ALF@1113:
For CZ-L, use the +3V_DEEP_SUS firstly

OE#	DIR	OPERATION
L	L	B TO A
L	H	A TO B
H	X	Disconnect

ALF@1113:
1. SPI bus isolation to FCH




PROJECT : 400 SERIES
Quanta Computer Inc.

Size Custom	Document Number Flash(KBC+PCH)	Rev 1A
Date: Friday, July 24, 2015	Sheet 41 of 82	

ALF@1114:
Deleted the circuit of PWROK Generate followed T/L Leading.


FOR ERD DEBUG 2015/07/24

ALF@1029:
For Power Enable



ALF@1029:
For SYS PWROGD


CZ: R1
CZ-L: R2





ALF@1030:
For System PG




ALF@1030:
For Power Enable





ALF@1115:
following Leading DB1



 NB5	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number 60 -- Commercial Debug card		
Date: Friday, July 24, 2015	Sheet 42 of 82		

90W DC JACK



PROJECT : 400 SERIES
Quanta Computer Inc.


NB5

Size Custom	Document Number Charger (BQ24780)	Rev 1A
Date: Friday, July 24, 2015	Sheet 43 of 82	


Do Not add test pad on +3VPCU


+3VPCU +/- 5%
Countinue current:6A
Peak current:10A

+3VPCU [7,25,32,33,35,36,38,39,40,41,42,43,45,47,52,55,57]
+5VPCU [24,27,31,34,43,45,46,47,48,50,52,53,55,56,58]





+5VPCU +/- 5%
Countinue current:6A
Peak current:10A



	PROJECT : 400 SERIES		
	Quanta Computer Inc.		
	Size Custom	Document Number 3/5VPCU(RT8243A)	Rev 1A
Date:Friday, July 24, 2015	Sheet 44	of 62	



FORWARD DEBUG 20150724



MP DEBUG 2015/07/24


PROJECT : 400 SERIES
Quanta Computer Inc.

	Size	Document Number	1A	Rev
	DR3 (RT8231B)	1.8VS5		
Friday, June 12, 2015		MSSheet of 62		



- +VIN [19,37,38,42,43,44,45,47,49,51,54,56]
- +3VPCU [7,25,32,33,35,36,38,39,40,41,42,43,44,45,47,50]
- +5VPCU [24,27,31,34,43,44,45,47,48,50,52,53,55,56,58]


	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number +1.1VS5 (RT8228)2.5V		
Date: Friday, July 24, 2015	Sheet#6	of 62	




PROJECT : 400 SERIES
Quanta Computer Inc.





NB5

Size Custom	Document Number CPU Core1 (ISL62771)	Rev 1A
Date: Friday, July 24, 2015		Sheet#8 of 62



FOR ERD DEBUG 2015/07/24

 NB5	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number CPU Core2		
Date: Friday, July 24, 2015	Sheet1	of	62



- [4,5,6,7,9,10,11,17,19,20,21,22,23,24,25,26,28,29,31,34,35,36,37,39,41,42,43,48,50,58] +3V
- [22,23,24,32,35,37,58] +5V
- [19,37,38,42,43,44,45,46,47,49,51,54,56] +VIN
- [7,26,38,39,36,38,39,40,41,42,43,44,45,47,55,57] +3VPCU
- [24,27,31,34,43,44,45,46,47,48,50,53,55,56,58] +5VPCU
- [24] +3VLANVCC


PROJECT : 400 SERIES
Quanta Computer Inc.

NB5

Size Custom	Document Number Dis-charge IC (SLG55448)	Rev 1A
Date: Friday, July 24, 2015		Sheet 62 of 62


VID Override table (VDD)

SVC	SVD	Boot Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V



PROJECT : 400 SERIES
Quanta Computer Inc.


Size Custom	Document Number CPU Core1 (ISL62771)	Rev 1C
Date: Friday, July 24, 2015		Sheet 63 of 62




VGACORE (Meso PRO (DDR3)_ 25W/38W(1ms))
 Countinue current:28A
 OCP_SPIKE=47A(1ms)

Vboot=0.9V
 LL=1m V/A



FOR ERD DEBUG 2015/07/24

 NB5	PROJECT : 400 SERIES		Rev 1C
	Quanta Computer Inc.		
Size Custom	Document Number CPU Core2		
Date: Friday, July 24, 2015	Sheet 54 of 62		


+0.95V_VGA +/- 3%
Countinue current:2A
Peak current:3A




PUT COLSE TO +1.8V power.




FORWARDED 2015/07/24


 NB5	PROJECT : 400 SERIES		Rev 1A
	Document Number +VGA POWER		
Date: Friday, July 24, 2015		Sheet 65 of 62	



PROJEKT
 FORWARD
 DEBUG 2015/07/24


 NB5	PROJECT : 400 SERIES		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number +1.35V_VGA(AOZ1237)		
Date: Friday, July 24, 2015	Sheet66	of 62	

Adapter OCP




FOR ERD DEBUG 2015/07/24

POWER BLOCK DIAGRAM




POWER ENABLE PIN



Carrizo (L)

EC
NPCE586H



HSIO Lane	Port Assignment
USB3 #0	NC
USB3 #1	NC
USB3 #2	USB2.0/USB3.0 Combo Jack(Left side up)
USB3 #3	USB2.0/USB3.0 Combo Jack(Left side down)
PCIE0	NIC
PCIE1	WLAN
PCIE2	NC
PCIE4	Cardreader (PCIE)
DDI0	eDP
DDI1	DP2VGA(CZ) / DP2HDMI(CZ-L)
DDI2	HDMI(CZ)
SATA0	HDD / BOM 0 ohm Option for M.2 SSD
SATA1	ODD
PEG0~3	dGPU
PEG4~7	NC

USB2.0	Port Assignment
USB2 #0	Camera
USB2 #1	USB2.0(Right side on USB Board)
USB2 #2	USB2.0(Right side on USB Board)
USB2 #3	NC
USB2 #4	Bluetooth
USB2 #5	Finger Print
USB2 #6	USB2.0/USB3.0 Combo Jack(Left side up)
USB2 #7	USB2.0/USB3.0 Combo Jack(Left side down)

UMA/DIS SKU TABLE

When setup the BOM, please make sure every item are finalized or not !

Schematic Value Note:

* is NO SMT part (empty)

DIS@ : for VGA mode

CZ@ : for Carrizo

CZL@ : for Carrizo-L

Function	Carrizo UMA	Carrizo-L UMA	Discrete	Page
GPU				
APU side PEG cap	NoASM	NoASM	ASM	02
GPU circuit	NoASM	NoASM	ASM	11,12,13,14, 15,16
GPU Power circuit	NoASM	NoASM	ASM	53,54,55,56
GPU enable circuit				
C143	NoASM	NoASM	ASM	05
C470	NoASM	NoASM	ASM	
D16	NoASM	NoASM	ASM	
D17	NoASM	NoASM	ASM	
Q21	NoASM	NoASM	ASM	
R160	NoASM	NoASM	ASM	
R454	NoASM	NoASM	ASM	
VBIOS ID				
R76	ASM	ASM	NoASM	05
R98	ASM	ASM	NoASM	
R82	NoASM	NoASM	ASM	
R105	NoASM	NoASM	ASM	
APU VDDP GFX rail				
C122	ASM	NoASM	ASM	07
C436	ASM	NoASM	ASM	
R402	ASM	NoASM	ASM	
R155	NoASM	ASM	NoASM	

PREPARED DEBUG 2015/07/24