


SX7 SYSTEM DIAGRAM



01


PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT




PROJECT : SX7
Quanta Computer Inc.

Size Custom Document Number Block Diagram Rev 3A
Date: Monday, March 15, 2010 Sheet 1 of 43



CLOCKS name	Discrete	Clock pin function
NBGF_X_CLKP NBGF_X_CLKN	NA	to NB for VGA reference clock
EXT_GFX_CLKP EXT_GFX_CLKN	RP21 STUFF	to Park-S3 external reference clock -Discrete only
SBLINK_CLKP SBLINK_CLKN	RP26 STUFF	to NB for AC-LINK reference clock
CLK_VGA_27M_SS CLK_VGA_27M_NSS	R441, R442 STUFF	To Park-S3 27Mhz - Discrete only


Need check the net name for the short pad



IDT ICS9LPRS480AKLFT--ALPRS480000
SLG SLG8SP628VTR--AL8SP628000
RTL RTM880N-796-- AL000880001

* default

SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1	100 MHz non-spreading differential SRC clock
	0*	100 MHz spreading differential SRC clock
SEL_27	1*	27MHz non-spreading singled clock
	0	100 MHz spreading differential SRC clock



Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.



PROJECT : SX7
Quanta Computer Inc.

modify PV

add +1.5VSUS option
R18 R14 for Caspian CPU
power leakage issue

Serial VID

VFIX MODE		VID Override Circuit	
SVC	SVD	Voltage Output	
0	0	1.1V	
0	1	1.0V	
1	0	0.9V	
1	1	0.8V	

PROJECT : SX7
Quanta Computer Inc.

Size Custom Document Number S1G2 HT,CTL I/F 1/3 Rev 3A
Date: Monday, March 15, 2010 Sheet 3 of 43

modify PV

modify PV

HDT Connector

1.5VSUS

1.5VSUS

1.5VSUS

1.5VSUS

37 CPU_PROCHOT_L#

CPU_MEMHOT# 6,7,12

CPU_THERMTRIP# 13,18,31

CPU_PROCHOT# 12,31

CPU_DBREQ#

CPU_DBRDY#

CPU_TCK

CPU_TMS

CPU_TDI

CPU_TRST#

CPU_TDO

C11 0.1u/10V

CN30HDT CONN

CPU_LDT_RST_HTPA#

R63 *1K/F 4

R66 *1K/F 4

R302 *1K/F 4

R270 *300/F 4

R9 *300/F 4

R278 *1K/F 4

R277 *1K/F 4

R75 10K/F 4

R354 1K/F 4


R348 10K/F 4

R349 300 4





Q42 MMBT3904-7-F

Q8 MMBT3904-7-F


Processor Memory Interface



PROJECT : SX7
Quanta Computer Inc.





DECOUPLING BETWEEN PROCESSOR AND DIMMs PLACE CLOSE TO PROCESSOR AS POSSIBLE




PROCESSOR POWER AND GROUND


For fix HyperTransport nets
across plane splits




PROJECT : SX7
Quanta Computer Inc.



PROJECT : SX7
Quanta Computer Inc.




modify PV





PROJECT : SX7
Quanta Computer Inc.

Size Custom	Document Number DDR2 SODIMMS TERMINATIONS	Rev 3A
Date: Monday, March 15, 2010		Sheet 7 of 43



signals	RS880M
HT_TXCALP	R430 301 ohm 1%
HT_TXCALN	
HT_RXCALP	R434 301 ohm 1%
HT_RXCALN	





PROJECT : SX7
Quanta Computer Inc.

Size
Custom

Document Number
RS880M-PCIE I/F 2I5


Rev
3A

Date: Monday, March 15, 2010


Sheet 9 of 43



HSYNC_INT R46 3K/F 4 +



PIN NAME	RX881	RS880	PIN NAME	RX881	RS880
VDDHT	+1.1V	+1.1V	IOPLLVD	+1.1V	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	GND	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDDI	GND	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	GND	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD	GND	+1.1V
VDD18_MEM	GND	+1.8V	PLLVD18	GND	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	GND	+1.8V/1.5V	VDDLTP18	GND	+1.8V
VDDG33	+3.3V	+3.3V	VDDL18	GND	+1.8V
IOPLLVD18	+1.8V	+1.8V	VDDL18T3	NC	NC



PROJECT : SX7
Quanta Computer Inc.

Size	Custom
------	--------

Document Number
RS880M-POWER5/5

	Rev 3A
--	-----------


Date: Monday, March 15, 2010	Sheet 11 of 43
------------------------------	----------------



NC only ,Can't be install




+3V SCL0/SDATA0 is 3V tolerance




Clock gen/CPU thermal
/DDR3/DDR3
thermal/Accelerometer

+3VS5 SCL1/SDATA1 is 3V/S5 tolerance







+3VS5 SCL2/SDATA2 is 3V/S5 tolerance








+3V modify PV








modify MV








modify DB2








modify DB2








modify DB2








modify DB2



modify DB2






modify DB2



modify DB2



SATA PORT 0,1,2,3
can support AHCI
mode



SB800

Part 2 of 5

FLASH

SERIAL ATA

HW MONITOR

SPI ROM

SATA_TX0P

SATA_TX0N

SATA_RX0N

SATA_RX0P

SATA_TX1P

SATA_TX1N

SATA_RX1N

SATA_RX1P

SATA_TX2P

SATA_TX2N

SATA_RX2N

SATA_RX2P

SATA_TX3P

SATA_TX3N

SATA_RX3N

SATA_RX3P

SATA_TX4P

SATA_TX4N

SATA_RX4N

SATA_RX4P

SATA_TX5P

SATA_TX5N

SATA_RX5N

SATA_RX5P

SATA_CALRP

SATA_CALRN

SATA_ACT#/GPIO67

SATA_X1

SATA_X2

SPI_DI/GPIO164

SPI_DO/GPIO163

SPI_CLK/GPIO162

SPI_CS1#/GPIO165

ROM_RST#/GPIO161

FC_CLK

FC_FBCLKOUT

FC_FBCLKIN

FC_OE#/GPIO145

FC_AVD#/GPIO146

FC_WE#/GPIO148

FC_CE1#/GPIO149

FC_CE2#/GPIO150

FC_INT1/GPIO144

FC_INT2/GPIO147

FC_ADQ0/GPIO128

FC_ADQ1/GPIO129

FC_ADQ2/GPIO130

FC_ADQ3/GPIO131

FC_ADQ4/GPIO132

FC_ADQ5/GPIO133

FC_ADQ6/GPIO134

FC_ADQ7/GPIO135

FC_ADQ8/GPIO136

FC_ADQ9/GPIO137

FC_ADQ10/GPIO138

FC_ADQ11/GPIO139

FC_ADQ12/GPIO140

FC_ADQ13/GPIO141

FC_ADQ14/GPIO142

FC_ADQ15/GPIO143

TEMPIN0/GPIO171

TEMPIN1/GPIO172

TEMPIN2/GPIO173

TEMPIN3/TALERT#/GPIO174

TEMP_COMM

VIN0/GPIO175

VIN1/GPIO176

VIN2/GPIO177

VIN3/GPIO178

VIN4/GPIO179

VIN5/GPIO180

VIN6/GBE_STAT3/GPIO181

VIN7/GBE_LED3/GPIO182

WLAN_OFF#

BT_OFF

WWAN_OFF#

WWAN_DET#

CRD_REQ1#

MB_THRMDA_SB

TEMP_COMM

ACCLED_EN

BOARD_ID0

BOARD_ID1

BOARD_ID2

BOARD_ID3

G27

Y2

NC1

NC2

WLAN_OFF#

BT_OFF

WWAN_OFF#

WWAN_DET#

CRD_REQ1#

MB_THRMDA_SB

TEMP_COMM

ACCLED_EN

BOARD_ID0

BOARD_ID1

BOARD_ID2

BOARD_ID3

G27

Y2

NC1

NC2

WLAN_OFF#

BT_OFF

WWAN_OFF#

WWAN_DET#

CRD_REQ1#

MB_THRMDA_SB

TEMP_COMM

ACCLED_EN

BOARD_ID0

BOARD_ID1

BOARD_ID2

BOARD_ID3

G27

Y2

NC1

NC2

WLAN_OFF#

BT_OFF

WWAN_OFF#

WWAN_DET#

CRD_REQ1#

MB_THRMDA_SB

TEMP_COMM

ACCLED_EN

BOARD_ID0

BOARD_ID1

BOARD_ID2

BOARD_ID3

G27

Y2

NC1

NC2

WLAN_OFF#

BT_OFF

WWAN_OFF#

WWAN_DET#

CRD_REQ1#

MB_THRMDA_SB

TEMP_COMM

ACCLED_EN

BOARD_ID0

BOARD_ID1

BOARD_ID2

BOARD_ID3

G27

Y2

NC1

NC2

WLAN_OFF#

BT_OFF

WWAN_OFF#

WWAN_DET#

CRD_REQ1#

MB_THRMDA_SB

TEMP_COMM

ACCLED_EN

BOARD_ID0

BOARD_ID1

BOARD_ID2

BOARD_ID3

G27

Y2

NC1

NC2

WLAN_OFF#

BT_OFF

WWAN_OFF#

WWAN_DET#

CRD_REQ1#

MB_THRMDA_SB

TEMP_COMM

ACCLED_EN

BOARD_ID0

BOARD_ID1

BOARD_ID2

BOARD_ID3

G27

Y2

NC1

NC2

WLAN_OFF#

BT_OFF

WWAN_OFF#

WWAN_DET#

CRD_REQ1#

MB_THRMDA_SB

TEMP_COMM

ACCLED_EN

BOARD_ID0

BOARD_ID1

BOARD_ID2

BOARD_ID3

G27

Y2

NC1

NC2

WLAN_OFF#

BT_OFF

WWAN_OFF#

WWAN_DET#

CRD_REQ1#

MB_THRMDA_SB

TEMP_COMM

ACCLED_EN

BOARD_ID0

BOARD_ID1

BOARD_ID2

BOARD_ID3

G27

Y2

NC1

NC2

WLAN_OFF#

BT_OFF

WWAN_OFF#

WWAN_DET#

CRD_REQ1#

MB_THRMDA_SB

TEMP_COMM

ACCLED_EN

BOARD_ID0

BOARD_ID1

BOARD_ID2

BOARD_ID3

G27

Y2

NC1

NC2

WLAN_OFF#

BT_OFF

WWAN_OFF#

WWAN_DET#

CRD_REQ1#

MB_THRMDA_SB

TEMP_COMM

ACCLED_EN

BOARD_ID0

BOARD_ID1

BOARD_ID2

BOARD_ID3

G27

Y2

NC1

NC2

WLAN_OFF#

BT_OFF

WWAN_OFF#

WWAN_DET#

CRD_REQ1#

MB_THRMDA_SB

TEMP_COMM

ACCLED_EN

BOARD_ID0

BOARD_ID1

BOARD_ID2

BOARD_ID3

G27

Y2

NC1

NC2

WLAN_OFF#

BT_OFF

WWAN_OFF#

WWAN_DET#

CRD_REQ1#

MB_THRMDA_SB

TEMP_COMM

ACCLED_EN


BOARD_ID0

BOARD_ID1

BOARD_ID2

BOARD_ID3


G27



REQUIRED STRAPS




OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.




DEBUG STRAPS




SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5












MEM_ID[2:0]	Vendor	Type	Vendor P/N
000	Samsung E-die	54M*16-800MHZ	4W1G1646E-HC12
100	Hynix Orion-die	54M*16-800MHZ	5TQ1G63BFR-12C
010	Samsung E-die	128M*16-800MHZ	
110	Hynix Orion-die	128M*16-800MHZ	











PWRCNTL1	PWRCNTL0	V-CORE
1	1	0.9V
1	0	0.95V
0	1	1.05V
0	0	1.1V


BBEN	BBP
L 0	V-CORE
H 1	+1.8V

No need "CLK_27M_SS" connect to GP10_16, since M93 chip support memory SS function in VBIOS



MBX-S2/S3 - Park-S3







Memory Aperture size


GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS ROM EN is set to 0.





MEMORY INTERFACE




for Park-S3:Use only
for M9x-S3: no support

	M9x-S2/S3	Park-S3
MEM_CALRN0 (J25)	NC	240R
MEM_CALRP0 (K25)	NC	0R
MEM_CALRP1 (J8)	240R	150R
TESTEN2#2 (K7)	NC	10K
R1	NC	51R
R2	0R	NC
R3	2.2K	NC
C1	2.2nF	68pF

240R:CS12402FB03
150R:CS11502FB21


0R:CS00002JB38
680R:CS16802JB27


2.2nF:CH22206KB16
68pF:CH06806JB01




PROJECT : SX7
Quanta Computer Inc.



Size	Document Number	Rev
Custom	Park_MEM_Interface	3A
Date: Monday, March 15, 2010	Sheet 21 of 43	




[illegible]





INT. SPEAKER**Headphone Jack**

Note: JACK_SEN# is electrically floating when no jack is inserted and shorted to ground when jack is present.

EXT Mic Jack

Note: MIC_SEN# is electrically floating when no jack is inserted and shorted to ground when jack is present.






PROJECT : SX7
Quanta Computer Inc.


Size Custom	Document Number HP/MIC/SPK	Rev 3A
Date: Monday, March 15, 2010	Sheet 26 of 43	

NB5/RD2




modify DB2




modify PV



if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs (excluding PCIE_WAKE# pin)




modify PV



R461 and R463 are used in RTL8151DH , remove R463 if switching regulator is enable , Remove R461 external power is used.


Transformer for 10/100/1000



modify SI

Lan Con.

modify DB2



2,3,5,6,7,10,11,12,13,14,15,16,20,23,25,27,29,30,31,32,33,34,35,37,43 +3VLANVCC +3V




PROJECT : SX7
Quanta Computer Inc.

Size Custom Document Number LAN RTL8151/RJ45 Rev 3A
Date: Monday, March 15, 2010 Sheet 28 of 43


29



Modem CONN




NEWCARD (PCIEXPRESS*1 + USB*1)




PROJECT : SX7
Quanta Computer Inc.

Size Custom	Document Number EXTERNAL USB X2	Rev 3A
Date: Monday, March 15, 2010	Sheet 29 of 43	




	SD/MMMC 4.2	MS	XD
SP0			
SP1			XD_CD#
SP2	SD_WP		
SP3	SD_CD#		
SP4	SD_DAT1		XD_D4
SP5		MS_BS	XD_D5
SP6		MS_D1	XD_D3
SP7	SD_DAT0	MS_D0	XD_D6
SP8	SD_DAT7/MMC_DAT7	MS_D2	XD_D2
SP9		MS_IN#	
SP10	SD_DAT6/MMC_DAT6	MS_D3	XD_D7
SP11	SD_CLK	MS_SCLK	XD_D1
SP12	SD_DAT5/MMC_DAT5		XD_D0
SP13	SD_DAT4/MMC_DAT4		XD_WP#
SP14			XD_RB#
SP15	SD_DAT3		XD_WE#
SP16	SD_DAT2		XD_RE#
SP17			XD_ALE
SP18			XD_CE#
SP19			XD_CLE




PLASTREN CM7S-02 CARD READER SOCKET


SATA HDD CONNECTOR




SATA CD-ROM




Accelerometer Sensor




POWER BOTTON CONNECT




CPU FAN & THERMAL




LED




Mini PCI-E Card 1--WLAN




Mini PCI-E Card 2 --WWAN






modify SI

VGA HOLE CPU HOLE





MINICARD HOLE




MDC HOLE


modify SI








To










PROJECT : SX7
Quanta Computer Inc.


Size Custom Document Number
DDR3 (RT8207) Rev 3A
Date: Monday, March 15, 2010 Sheet 40 of 43

VGA Core & VCC1.1


	PWRCNTL1	PWRCNTL0	V-CORE
	1	1	0.9V
	1	0	0.95V
	0	1	1.05V
	0	0	1.1V



+0.9V +/- 5%
Continue current:1.5A
Peak current:2A




+2.5 Volt +/- 5%
Countinue current: 200mA
Peak current: 600mA



ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X

VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8



PROJECT : SX7
Quanta Computer Inc.

