

Wistron Confidential

PV1

2009/12/28

REV : PV-01


<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
Cover			
Size	Document Number	Rev	
A3	PATEK	SA	
Date:	Monday, March 15, 2010	Sheet	1 of 57

Patek DIS Block Diagram



SYSTEM DC/DC RT8205A	
INPUTS	OUTPUTS
DCBATOUT	+5VALW +5VL +3VALW +3VL 39
SYSTEM DC/DC RT8209B	
INPUTS	OUTPUTS
+5VALW	+1.1VALW 41
SYSTEM DC/DC G972	
INPUTS	OUTPUTS
+3VS	+1.8VS 38
SYSTEM DC/DC G9091/RT9205	
INPUTS	OUTPUTS
+3VS	+2.5VS_LDO_CPU
+1.5VS	+1.05VS 37
SYSTEM DC/DC RT8207	
INPUTS	OUTPUTS
+5VALW	+1.5V +0.75V 40
MAXIM CHARGER BQ24740	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA 42
CPU DC/DC ISL6265/RT8209B	
INPUTS	OUTPUTS
DCBATOUT	+VCC_CORE +VDDNB 36
+5VALW	+NB_VDDC 54
PCB 6 LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	VCC
L6:	Signal 4

RS880M strapping

STRAP_DEBUG_BUS_GPIO_ENABLEb Enables the Test Debug Bus using GPIO.(PIN: RS880M--> VSYNC) 0 : Enable * 1 : Disable
RS880: Enables Side port memory (RS880 use HSYNC) 0 : Enable * 1 : Disable
SUS_STAT# Selects Loading of STRAPS From EEPROM *1 : Bypass the loading of EEPROM straps and use Hardware Default Values 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

SB820M strapping

Note: SB820 has 15K internal PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

	AZ_SDOUT#	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK_KBC (LPCCLK0)	LPC_CLK_DB (LPCCLK1)	SB_GPO200 , SB_GPO199 ROM TYPE:
PULL HIGH	LOW POWER MODE	Allow PCIE GEN2 DEFAULT	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	non_Fusion CLOCK mode DEFAULT	ENABLE EC	CLKGEN ENABLED (Use Internal)	H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	PERFORMANCE MODE DEFAULT	Force PCIE GEN1	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	L, H = LPC ROM L, L = FWH ROM

SMBUS Control Table

	SOURCE	BATT	THERMAL SENSOR	CLK GEN	SODIMM	G-SENSOR	SMSC1098	SB-TSI
AB1A_DATA AB1A_CLK	SMSC1098	V	X	X	X	X	X	X
SB_SMB_CLK1 SB_SMB_DAT1	SB820M	X	X	X	X	X	X	X
SB_SMB_CLK0 SB_SMB_DAT0	SB820M	X	V	V	V	V	X	X
CPU_SIC_SB700 CPU_SID_SB700	CPU	X	X	X	X	X	X	V

PCIE routing

Page 9

LANE 0	LAN
LANE 3	NEW CARD
LANE 4	WLAN

USB table

Page 18

Pair	Device
	USB-FSD1 FPR
	USB-9 Bluetooth
	USB-8 WLAN
	USB-7 WWAN
	USB-6 USB Card Reader
	USB-5 Right Side
	USB-4 USB Camera
	USB-3 Right Side
	USB-2 Left Side (e-SATA combo)
	USB-1 New Card
	USB-0 Left Side (S/W Debug port)

<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

NOTES

Size
A3

Document Number
PATEK


Rev
SA

Date: Monday, March 15, 2010


Sheet 3 of 57

CPU VLDT MAX 1.5A

LAYOUT: PLACE CLOSE TO CPU
ALONG HT POWER SHAPE



PLACE WITHIN 1"
5MIL TRACE
10MIL SPACE





<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title			
CPU(1/4) HT			
Size A3	Document Number		Rev
	PATEK		SA
Date:	Monday, March 15, 2010	Sheet	4 of 57





091215-1

ROUTE AS DIFF PAIR





091221-1




091224-1


HDT Connectors




091221-1




091223-2



091223-2



090930-1




091012-1

091016-1


LAYOUT: Locate close to CPU.

M_VREF
SHORTER THAN 6 INCHES
15MIL TRACE, 20 MIL SPACE



091012-1



<Core Design>



Check if SB need Memhot event



SSID = N.B


 R62 HT RXCALP
 301R2F-GP HT RXCALN
 Place < 100mils from pin C23 and A24

HYPER TRANSPORT CPU I/F

U1001B	
1	GFX_F
2	GFX_F
3	GFX_F
4	GFX_F
5	GFX_F
6	GFX_F
7	GFX_F
8	GFX_F
9	GFX_F
10	GFX_F
11	GFX_F
12	GFX_F
13	GFX_F
14	GFX_F
15	GFX_F
16	GFX_F
17	GFX_F
18	GFX_F
19	GFX_F
20	GFX_F
21	GFX_F
22	GFX_F
23	GFX_F
24	GFX_F
25	GFX_F
26	GFX_F
27	GFX_F
28	GFX_F
29	GFX_F
30	GFX_F
31	GFX_F
32	GFX_F

PCIE I/F GFX

6
GFX_TX0P
GFX_TX0N
GFX_TX1P
GFX_TX1N
GFX_TX2P
GFX_TX2N
GFX_TX3P
GFX_TX3N
GFX_TX4P
GFX_TX4N
GFX_TX5P
GFX_TX5N
GFX_TX6P
GFX_TX6N
GFX_TX7P
GFX_TX7N
GFX_TX8P
GFX_TX8N
GFX_TX9P
GFX_TX9N
GFX_TX10P
GFX_TX10N
GFX_TX11P
GFX_TX11N
GFX_TX12P
GFX_TX12N
GFX_TX13P
GFX_TX13N
GFX_TX14P
GFX_TX14N
GFX_TX15P
GFX_TX15N

A5	GTXP0	DIS	1	C122
B5	GTNX0	DIS	1	C124
A4	GTXP1	DIS	1	C126
B4	GTNX1	DIS	1	C127
C3	GTXP2	DIS	1	C128
D2	GTNX2	DIS	1	C129
B1	GTXP3	DIS	1	C130
D2	GTNX3	DIS	1	C131
F2	GTXP4	DIS	1	C132
F1	GTNX4	DIS	1	C133
F3	GTXP5	DIS	1	C134
F4	GTNX5	DIS	1	C135
F1	GTXP6	DIS	1	C136
F2	GTNX6	DIS	1	C137
H4	GTXP7	DIS	1	C138
H3	GTNX7	DIS	1	C139
H1	GTXP8	DIS	1	C140
H2	GTNX8	DIS	1	C141
J2	GTXP9	DIS	1	C142
J1	GTNX9	DIS	1	C143
K4	GTXP10	DIS	1	C144
K3	GTNX10	DIS	1	C145
K1	GTXP11	DIS	1	C146
K2	GTNX11	DIS	1	C147
M4	GTXP12	DIS	1	C148
M3	GTNX12	DIS	1	C149
M1	GTXP13	DIS	1	C150
M2	GTNX13	DIS	1	C151
N2	GTXP14	DIS	1	C152
N1	GTNX14	DIS	1	C153
P1	GTXP15	DIS	1	C154
P2	GTNX15	DIS	1	C155

091001-1

```

    PEG_TXP[15..0] 45
    PEG_TXN[15..0] 45

```

```
45 PEG_RXN[15..0] >>
45 PEG_RXP[15..0] >>
```

```

28  PCIE_RXP0  >>>
28  PCIE_RXN0  >>>

```

```

26  PCIE_RXP3  >>>
26  PCIE_RYN3  >>>

```

```

27 PCIE_RXP4 >>>
27 PCIE_RXN4 >>>

```

15 ALINK_NBRX_SBTX_P0
15 ALINK_NBRX_SBTX_N0
15 ALINK_NBRX_SBTX_P1
15 ALINK_NBRX_SBTX_N1
15 ALINK_NBRX_SBTX_P2
15 ALINK_NBRX_SBTX_N2
15 ALINK_NBRX_SBTX_P3
15 ALINK_NBRX_SBTX_N3

PCE_CALRP
PCE_CALRN

PCE_CALRP
PCE_CALRN

AC8 PCE PCAL
AB8 PCE NCAL

R64 1
R65 1

1K27R2F-
2KR2F-3

Place < 100mils from pin AC8 and AB8


TXP0	28
TXN0	28

WLAN

<Core Design>


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
RS880M HT LINK&PCle(1/4)			
Size A3	Document Number	PATEK	Rev SA
Date:	Monday, March 15, 2010	Sheet	9 of 57




4 LDT_STP_CPU >>>







Close to NB ball



ENABLE External CLK GEN







GPIO MODE	
STRP_DATA	0 1
NB_VDDC	1.1V 0.95V




STRAP_DEBUG_BUS_GPIO_ENABLED
Enables the Test Debug Bus using GPIO.(PIN: RS780M--> VSYNC)
0 : Enable * 1 : Disable

RS880: Enables Side port memory (RS880 use HSYNC)
0 : Enable * 1 : Disable

SUS_STAT#
Selects Loading of STRAPS From EEPROM
* 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected





<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

RS880M Side Port(3/4)

Size

A3

Document Number

PATEK

Rev

SA

Date

Monday, March 15, 2010

Sheet


1

11

of

57

SSID = N.B



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

RS880M PWR&GND(4/4)

Size

Document Number

PATEK

Rev

SA

Date


Monday, March 15, 2010

Sheet

12 of 57


CRT I/F & CONNECTOR

Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:


* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




Hsync & Vsync level shift



0803??
0804 check ok



DDC_CRT_DAT& DDC_CRT_CLK
The signal is 5V-tolerant on RS880M.




ESD
close to connector

<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
CRT CONNECTOR			
Size A3	Document Number PATEK		Rev SA
Date Monday, March 15, 2010	Sheet 13	of 57	

[illegible][illegible]





SSID = S.B

PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB700

SATA HDD

SATA ODD

ESATA





Part 2 of 5

SERIAL ATA

FLASH

HW MONITOR

SPI ROM



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

SB820 SATA&IDE(2/5)

Size

Document Number

PATEK


Rev

SA


Date: Monday, March 15, 2010

Sheet 16 of 57

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



SSID = S.B



<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title	Author	Year	Journal	Volume	Page
...	...	...	...	...	...

SB820 USB&GPIO(4/5)

Size

Document Number


PATEK

Rev

Date: Monday, March 15, 2010

Sheet 18 of 57


REQUIRED STRAPS



USE this pin to determine INT/EXT CLK



		091020-1						
PULL	AZ_SDOUT#	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPCCLK0_R (LPCCLK0)	LPCCLK1_R (LPCCLK1)	SB_GPO200 , SB_GPO199 ROM TYPE:
	LOW POWER MODE	Allow PCIE GEN2 DEFAULT	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	non_Fusion CLOCK mode DEFAULT	ENABLE EC	CLKGEN ENABLED (Use Internal)	H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	PERFORMANCE MODE DEFAULT	Force PCIE GEN1	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	L, H = LPC ROM L, L = FWH ROM

DEBUG STRAPS







	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI_AD[27:23]




Due to PLL issue on current clock chip, the SBLink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.



CLKREQ# Internal pull low



OSC 14M NB
RS880M 1.1V 158R/90.9R

NB CLOCK INPUT TABLE


NB CLOCKS	RS880M
HT_REFCLKP	100M DIFF
HT_REFCLKN	100M DIFF
REFCLK_P	14M SE (1.1V)
REFCLK_N	vref
GFX_REFCLK	100M DIFF(IN/OUT)*
GPP_REFCLK	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF

* RS880M can be used as clock buffer to output two PCIE reference clocks
By default, chip will configured as input mode, BIOS can program it to output mode.

SEL_27 REF2	1 *	27MHz non-spreading singled clock
SEL_SATA REF1	0	100 MHz spreading differential SRC clock
SEL_SATA REF1	1	100 MHz non-spreading differential SRC clock
SEL_SATA REF1	0 *	100 MHz spreading differential SRC clock
SEL_HTT66 REF0	1	66 MHz 3.3V single ended HTT clock
SEL_HTT66 REF0	0 *	100 MHz differential HTT clock

* default

CPU_CLK(200MHz)



<Core Design>

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

CLKGEN ICS9LPRS480

Size A3

Document Number

PATEK

Date

Monday, March 15, 2010

Sheet


20 of 57

Rev


SA

POWER SW CONN.


COVER SWITCH




EC Flash rom 2 M





Power SW Circuit




24 PIN LPC DEBUG CONN.




HDMI Connector



Fingerprint



SATA LED FOR HDD



<Core Design>





Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title			
HDMI/FPR/SATA LED			
Size A3	Document Number		Rev
	PATEK		SA
Date:	Monday, March 15, 2010	Sheet	22 of 57















CPU TEMP:




H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal chip.



4 WIRE PWM Fan Control circuit










<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title CardReader RTS5138			
Size A3	Document Number PATEK	Rev SA	
Date: Monday, March 15, 2010	Sheet 25	of 57	








SATA HD Connector



ODD Connector



EXPRESS CARD Connector



<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Size

Document Number

HDD/ODD/NEW CARD

PATEK

Rev


Date: Monday, March 15, 2010

Sheet 26 of 57


	34
--	----

Mini-Card- -WLAN



Half minicard





LAN CHIP



close to XF1 pin1,4,7,10



LAN Conn



Yellow
B1(+), B2(-)
Green
A1(-), A2(+)

<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Magnetic & RJ45

Size
A3

Document Number


PATEK

Rev

SC

Date: Monday, March 15, 2010


Sheet 29 of 57



ID	R450	R459	R458	R457
DB1	X			
DB2	X		X	
DBx	X			X
SI1		X		
SI2		X	X	
SIx		X		X
N/A			X	
N/A				
PVx				X
N/A				
N/A				
MV				

Layout Notes:
Make sure that the stubs to the test points (KBC_PWR_ON, 1098 XTAL1) in the layout are as short as possible on the high speed signals.

System Board ID Detect



wistron




Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

KBC 1098



Size A3 Document Number **PATEK** Rev SA

Date: Monday, March 15, 2010 Sheet 30 of 57


INT_KBD CONN.




MDC 1.5 Conn.



Touch_Pad CONN.



AUDIO CODEC(92HD80)






<Core Design>

wistron


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title			AUDIO 92HD80 / OP AMP	
Size	A3	Document Number	PATEK	
Date:	Monday, March 15, 2010	Sheet	32	of 57
Rev	SA			

Dual Internal Digital MIC






Ppre-AMP. for Dual External MIC















MIC IN




LINE OUT



Speaker Conn.




Patek DIS POWER Block Diagram





<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
<i>Power Block Diagram</i>			
Size A3	Document Number PATEK		Rev SA
Date:	Monday, March 15, 2010	Sheet 35	of 57

SSID = CPU.Regulator








<Core Design>

wistron


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title		RT8209B +1.05VS / +2.5VS	
Size	Document Number	PATEK	
A3			Rev SA
Date:	Monday, March 15, 2010	Sheet 37	of 57





RT8207 for 1D5V and 0D75V



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei



Title	RT8209B +1.5V / +0.75V
-------	-------------------------------

Size A3	Document Number PATEK
------------	---------------------------------

Rev	SA
-----	----

Date: Monday, March 15, 2010 Sheet 40 of 57

Sheet	40	50	60
1			

[illegible]


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			
RT8209B +1.1VALW			
Size A3	Document Number		Rev
	PATEK		SA
Date:	Monday, March 15, 2010	Sheet	41 of 57


7	6
---	---

HOLE

091016-1




091207-1




Spring


091107-1




091208-1



091016-1




091109-1




P/N: ZZ.0HOLE.XXX


Ground PAD




091016-1




091022-1




StandOff




100112-1




EMI CAP




100307-1




091015-1




091215-1



091019-1



091005-1





<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title				
HOLE				
Size	Document Number			Rev
A3	PATEK			S
Date:	Monday, March 15, 2010		Sheet	44 of 57

M93 GPU(1/5)




BB_ENA = 0V FOR BACK BIASING DISABLED
 N FET Q5 = OFF, P FET Q4 = OFF, N FET Q3 = ON
 +BBP = VDD_CORE
 BB_ENA = +3.3V FOR BACK BIASING ENABLED
 N FET Q5 = ON, P FET Q4 = ON, N FET Q3 = OFF
 +BBP = +1.8V

<Core Design>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title VGA-PCIE/LVDS(1/5)			
Size A3	Document Number PATEK		Rev SA
Date: Monday, March 15, 2010	Sheet 45	of 57	

M93 GPU(3/5)



<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title **VGA-POWER/GND(3/5)**

Size A3	Document Number	PATEK
------------	-----------------	--------------

Rev	
SA	

M93 GPU(4/5)

When space is not enough
Consider that use one bead to share



NOTE:1: DPx_VDD18 and DPx_PVDD Rails can be join together and remove Decoupling Capacitors and BEAD for DPx_PVDD if signal integrity for DP lanes are OK.


NOTE:2: DPA_VDD10 / DPB_VDD10 and DPE_VDD10 / DPF_VDD10 Rails can be join together and remove Decoupling Capacitors and BEAD for one rail of each pair if signal integrity for DP lanes are OK. We also need to Change BEAD to minimum 400mA rating.

NOTE:3: DPx_VDD18 Rails can be join together as shown in schematic for Dual -Link DVI or LVDS setting and remove DecouplingCapacitors and BEAD of any one rail of the pair if signal integrity for DP lanes are OK. We need at least 500mA Bead to supportjoin rails.





<Core Design>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
VGA-POWER/GND(4/5)			
Size A3	Document Number PATEK		Rev SA
Date:	Monday, March 15, 2010	Sheet 48 of 57	

GPU(5/5)



MVREF	0.5 * VDDR1	0.7 * VDDR1
DIVIDER RESISTORS	M93	PARK
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R



<Core Design>






Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title	VGA-MEM INTERFACE(5/5)
-------	-------------------------------

Size A3	Document Number PATEK
------------	---------------------------------


Rev
SA

256MB/512MB DDR3



VRAM DDR3 (2/2)

256MB/512MB DDR3



<Core Design>


wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title			VGA-MEMORY	
Size	Document Number	PATEK		Rev
A3				SA
Date:	Monday, March 15, 2010	Sheet	51	of 57

RT8209B for +VGA_CORE


84.08884.A37
Id: 7.2A
Qg: 5 ~ 7nC
Rdson: 22 ~ 30 mohm




+3VALW to +3VS Transfer




+5VALW to +5VS Transfer



+1.5V to +1.5VS Transfer




+1.1VALW to +1.1VS Transfer




091103-1


Discharge circuit-1



090724-1




091215-2




<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
DC/DC			
Size A3	Document Number PATEK		Rev SA
Date:	Monday, March 15, 2010	Sheet 53 of 57	

RT8209B for 1D1V&0D95V



GAP close
if only
PowerPlay
not supported



+VCC_NB_CORE	R1	RBot	STRP_DATA	ideal voltage
0.95v	10k	R2 37.4k	HIGH	0.95
1.1v	10k	R2 37.4k // R3 49.9k	LOW	1.1

<Core Design>




Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title **POWERPLAY +1.1VS/+0.95VS**

Size A3	Document Number PATEK	Rev SA
------------	---------------------------------	-----------

Date:	Monday, March 15, 2010	Sheet	54	of	57
-------	------------------------	-------	----	----	----



NOTE:
When AC_ADAP_PRES=0 -->1
 $V_{in} = (R_{759} // R_{761}) / [(R_{759} // R_{761}) + R_{1247}] = 51125_VREF$
 $V_{in} = 17.6145V$

When AC_ADAP_PRES=1 --> 0
 $[(V_{in} - 51125_VREF) / R_{1247}] + [(+3VL - 51125_VREF) / (R_{761} + R_{762})] = 51125_VREF / R_{759}$
 $V_{in} = 17.212554V$

When ADP_PRES=0->1
 $P2 * (R_{756} // R_{758}) / [(R_{756} // R_{758}) + R_{763}] = 51125_VREF$
 $P2 = 13.325V$

When ADP_PRES=1->0
 $[(P2 - 51125_VREF) / R_{756}] + [(+3VL - 51125_VREF) / (R_{757} + R_{758})] = 51125_VREF / R_{756}$
 $P2 = 10.894V$



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

File

ADP OCP

Size

Document Number

Rev

A3

PATEK

SC

Date

Monday, March 15, 2010


Sheet

55

of

57

AFTE14P-GP	AFTP106	①	1	UIM_PWR
AFTE14P-GP	AFTP108	②	1	UIM_DATA
AFTE14P-GP	AFTP109	③	1	UIM_CLK
AFTE14P-GP	AFTP110	④	1	UIM_RST
AFTE14P-GP	AFTP111	⑤	1	UIM_VPP
AFTE14P-GP	AFTP112	⑥	1	M_WXMIT_OFF#
AFTE14P-GP	AFTP125	⑦	1	WVAN_LED#
AFTE14P-GP	AFTP126	⑧	1	WVAN_DET#
AFTE14P-GP	AFTP127	⑨	1	USB20_N7
AFTE14P-GP	AFTP128	⑩	1	USB20_P7
AFTE14P-GP	AFTP129	⑪	1	+3VS_WWAN
AFTE14P-GP	AFTP142	⑫	1	+3VS_WWAN
AFTE14P-GP	AFTP143	⑬	1	+3VS_WWAN
AFTE14P-GP	AFTP144	⑭	1	+3VS_WWAN
AFTE14P-GP	AFTP145	⑮	1	+3VS_WWAN
AFTE14P-GP	AFTP208	⑯	1	GND
AFTE14P-GP	AFTP209	⑰	1	GND
AFTE14P-GP	AFTP210	⑱	1	GND



Title		Wistron Incorporated W1F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Size A3		Document Number PATEK	
Date Monday, March 15, 2010		Sheet 57 of 57 SA	