

2012 S-Series Richie 13.3" UMA/DIS Muxless Schematic

Intel Chief River Platform
Ivy Bridge (rPGA989)
Panther Point PCH

REV:-1
2012-03-15

DY:No stuff
DIS_PX:Only DIS install

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number


2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 1 of 103

(Muxless)



PCH Strapping

Chief River Schematic Checklist Rev0.72

Name	Schematics Notes
SPKR	The signal has a weak internal pull-down. Note: the internal pull-down is disabled after PLTRST# deasserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (Cougar Point will disable the TCO Timer system reboot feature).
INIT3_3V#	This signal has a weak internal pull-up. Note: The internal pull-up is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled low. Leave as "No Connect".
INTVRMEN	Integrated 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when high NOTE: This signal should always be pulled high External 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when Low. NOTE: This signal should be pulled down to GND through 330 kOhms resistor
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Used as GPIO only. Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3 power rail.
DF_TVS	This signal is a strap for selecting DMI and FDI termination voltage. For Ivy Bridge processor only implementation. DF_TVS needs to be pulled up to VccDFTERM power rail through 2.2 kOhms ±5% resistor. For future processor compatibility: It needs to be connected to PROC_SELECT through a 1.0 kOhms ±5% series resistor. The PROC_SELECT signal would need a 2.2 kOhms ±5% pull-up resistor to PCH VccDFTERM.
SATA1GP/ GPIO19	This Signal has a weak internal pull-up. Note: the internal pull-up is disabled after PLTRST# deasserts. This field determines the destination of accesses to the BIOS memory range. Also controllable via Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap. Bit11 Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC NOTE: If option 00 LPC is selected BIOS may still be placed on LPC, but all platforms with Cougar Point require SPI flash connected directly to the Cougar Point's SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or via Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN. NOTE: PCI Boot BIOS destination is not supported on mobile.
SATA2GP/ GPIO36	Reserved. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.
SATA3GP/ GPIO37	Reserved This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.
HDA_DOCK_EN# /GPIO33	High Definition Audio Dock Enable: This signal controls the external Intel HD Audio docking isolation logic. This is an active-low-signal. When deasserted the external docking switch is in isolate mode. When asserted the external docking switch electrically connects the Intel? HD Audio dock signals to the corresponding Cougar Point signals. This signal can instead be used as GPIO33.
HDA_SDO	Signal has a weak internal pull-down. If strap is sampled low, the security measures defined in the Flash Descriptor will be in effect (default). If sampled high, the Flash Descriptor Security will be overridden. This strap should only be asserted high via external pull-up in manufacturing/debug environments ONLY. Note: The weak internal pull-down is disabled after PLTRST# deasserts. Asserting the HDA_SDO high on the rising edge of RSMRST# will also halt Intel Management Engine after chipset bring up and disable runtime Intel Management Engine features. This is a debug mode and must not be asserted after manufacturing/ debug.
HDA_SYNC	This signal has a weak internal pull-down. On Die PLL VR is supplied by 1.5 V from VCCVRM when sampled high, 1.8 V from VCCVRM when sampled low. Needs to be pulled High for Chief River platform.
GPIO15	TLS Confidentiality Low (0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality This signal has a weak internal pull-down. NOTE: The weak internal pull-down is disabled after RSMRST# deasserts. NOTE: A strong pull-up may be needed for GPIO functionality
L_DDC_DATA	LVDS Detected. When '1'- LVDS is detected; When '0'- LVDS is not detected. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
SDVO_CTRLDATA	Port B Detected When '1'- Port B is detected; When '0'- Port B is not detected. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
DDPC_CTRLDATA	Port C Detected. When '1'- Port C is detected; When '0'- Port C is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts
DDPD_CTRLDATA	Port D Detected. When '1'- Port D is detected; When '0'- Port D is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable If strap is sampled high, the Integrated Deep S4/S5 Well (DSW) On-Die VR mode is enabled.
GPIO28	The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled. If not used, 8.2-kΩ to 10-kΩ pull-up to +V3.3A power-rail. Note: This signal has a weak internal pull-up. The internal pull-up is disabled after RSMRST# deasserts.
GPIO29/ SLP_LAN#	GPIO29 is multiplexed with SLP_LAN#. If Intel LAN is implemented on the platform, SLP_LAN# must be used to control the power to the PHY LAN (no other implementation is supported). If integrated Intel LAN is not supported on the platform, GPIO29 can be used as a normal GPIO. A soft strap determines the functionality of GPIO29, either as SLP_LAN# or GPIO. By default, the soft strap enables SLP_LAN# functionality on the pin. If the soft trap is changed to enable GPIO functionality, then SLP_LAN# functionality is no longer available, and the signal can be used as a normal GPIO (default to GPI).

Processor Strapping

Chief River Schematic Checklist Rev0.72

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[0]		Connect a series 1K ohm resistor on the critical CFG[0] trace in a manner which does not introduce any stubs to CFG[0] trace. Route as needed from the opposite side of this series isolation resistor to the debug port. ITP will drive the net to GND.	
CFG[2] CFG2 is for the 16x	PCIe Static x16 Lane Numbering Reversal.	1: Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed	1
CFG[4]	Display Port Presence strap	1:Disabled - No Physical Display Port attached to Embedded DisplayPort 0:Enabled - An external Display Port device is connected to the Embedded Display Port Pull down to GND through a 1KΩ ± 5% resistor to enable port	1
CFG[6:5]	PCIe Port Bifurcation Straps	00 = 1 x 8, 2 x 4 PCI Express 01 = reserved 10 = 2 x 8 PCI Express 11 = 1 x 16 PCI Express	11
CFG[17:7]	Reserved configuration lands. A test point may be placed on the board for these lands.		

POWER PLANE	VOLTAGE	Voltage Rails ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_S0 VCC3A 0D75V_S0 VCC_CORE VCC_GFXCORE VGA_CORE 1D8V_VGA_S0 3D3V_VGA_S0 1D5V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
1D5V_S3 DDR_VREF_S3	5V 1.5V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	9V-14.1V 9V-19.5V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

PCIe Routing

LANE1	X
LANE2	X
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	X
LANE6	LAN
LANE7	X
LANE8	X

USB 2.0 Table

Pair	Device
0	FREE
1	USB 3.0 I/O CONN. 1
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN. 1
10	Camera
11	FREE
12	WWAN
13	FREE

USB3.0 Table

Pair	Device
1	FREE
2	I/O CONN. 1
3	I/O CONN. 2
4	I/O CONN. 3

Pair	Device
0	HDD
1	ODD
2	N/A
3	N/A
4	N/A
5	N/A

SATA Table

SMBus ADDRESSES

I ² C / SMBus Addresses	Ref Des	Chief River CRV
Device		Address Hex Bus
D1MM1 D1MM2 Touch-Pad		PCH_SMB_CLK/PCH_SMB_DATA PCH_SMB_CLK/PCH_SMB_DATA PCH_SMB_CLK/PCH_SMB_DATA
N/A		PCH_SMBL0_CLK/PCH_SMBL0_DATA
KBC 6781_Thermal IC GPU_Thames PRO G-Sensor	1001100 0XA1 0XS2	PCH_SML1CLK/PCH_SML1DATA PCH_SML1CLK/PCH_SML1DATA PCH_SML1CLK/PCH_SML1DATA

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size	Document Number		Rev
Custom		2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 3 of	103


IVY BRIDGE PROCESSOR (DMI,DP,PEG,FDI)

Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Intel FDI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Lane reversal does not apply to
FDI sideband signals.

DP Compensation, within 500mil




NOTE: EDP_HPD
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns.
If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-k Ω pull-Up resistor on the motherboard.
This signal can be left as no connect if entire eDP interface is disabled.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

BOM Note:1st/2nd/3rd Add in BOM

PEG Compensation




Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
CPU(1/7): DMI/PEG/FDI			
Size A3	Document Number	2012 S-Series Richie 13.3	Rev -1
Date: Wednesday, March 14, 2012	Sheet 4	of 103	

IVY BRIDGE PROCESSOR (CLK,MISC,JTAG)



CPU(3/7)

IVY BRIDGE PROCESSOR (DDR3)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU(3/7) : DDR3	
Size	Document Number	2012 S-Series Richie 13.3	Rev -1
Date	Wednesday, March 14, 2012	Sheet 6	of 103


CPU(4/7)

POWER

6 OF 9

PROCESSOR CORE POWER

53A
VCC_CORE



CPU1F

IVY-BRIDGE

PEG AND DDR

CORE SUPPLY


SVID

SENSE LINES

PROCESSOR UNCORE POWER

8.5A


1D05V_




VCCIO1	AH13
VCCIO2	AH10
VCCIO3	AC10
VCCIO4	AC10
VCCIO5	Y10
VCCIO6	Y10
VCCIO7	P10
VCCIO8	L10
VCCIO9	J14
VCCIO10	J12
VCCIO11	J11
VCCIO12	J12
VCCIO13	H14
VCCIO14	H14
VCCIO15	G12
VCCIO16	H11
VCCIO17	G12
VCCIO18	G13
VCCIO19	F14
VCCIO20	F13
VCCIO21	F12
VCCIO22	E12
VCCIO23	E14
VCCIO24	E12
VCCIO25	D11
VCCIO26	D12
VCCIO27	D12
VCCIO28	D12
VCCIO29	D11
VCCIO30	C14
VCCIO31	C12
VCCIO32	C11
VCCIO33	B14
VCCIO34	B14
VCCIO35	A12
VCCIO36	A14
VCCIO37	A13
VCCIO38	A11
VCCIO39	A12
VCCIO40	J23

VIDALERT#	AJ29	H CPU S
VIDSCLK	AJ30	H CPU S
VIDSOUT	AJ28	H CPU S

Route these three net together



reserve PAD for ESD



```
PUT CLOSE CPU
```

VCCSENSE 42
VSSSENSE 42

R704

Differential Sense feedback

PUT CLOSE CPU

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU(4/7) : PWR			
Size Custom	Document Number	Rev	
	2012 S-Series Richie 13.3	-1	
Date:	Wednesday, March 14, 2012	Sheet	7 of 103

CPU(5/7) IVY BRIDGE PROCESSOR (GRAPHICS POWER)

POWER



GRAPHICS

1.8V RAIL


SNB: No Connect
IVB: VSS

H_VCCP_SEL	Voltage
1	1.05V
0	1.0V

S3 Power Reduction Circuit Processor VREF_DQ Implementation



M3 - Processor Generated SO-DIMM VREF_DQ



12-16A

330U*1 10U*6

TC803

80.3371V.A2L

2nd = 77.22771.00L

20120131PVR

1D5V_S0

6A

VCCSA

TC802

1st = 77.23371.13L

2ND = 79.33719.L0L

R801 need be close to pin H23.

R801

100R2J-2-GP

VCCSA_SEL

H_FC_C22

VCCSA_SEL

H_FC_C22

VCCSA_SEL

H_FC_C22

VCCSA_SEL

H_FC_C22

VCCSA_SEL

H_FC_C22

VCCSA_SEL

H_FC_C22

VCCSA_SEL

H_FC_C22

VCCSA_SEL

H_FC_C22

VCCSA_SEL

H_FC_C22

VCCSA_SEL

H_FC_C22

VCCSA_SEL

H_FC_C22


<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

CPU(5/7) : GFX/PWR			
Size	Document Number	Rev	
Custom	2012 S-Series Richie 13.3	-1	
Date:	Wednesday, March 14, 2012	Sheet	8 of 103

IVY BRIDGE PROCESSOR (GND)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU(6/7) : GND

Size
A3

Document Number	
-----------------	--

2012 S-Series Richie 13.3



Rev
-1

Date: Wednesday, March 14, 2012


Sheet 9 of 103

CPU(7/7)


IVY BRIDGE PROCESSOR (RESERVED)



Display Port Presence Strap	
CFG4	1:(Default) Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



PEG Static Lane Reversal	
CFG2	1:(Default) Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed

PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

<Core Design>

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU XDP

Size

Document Number

Rev

A3

2012 S-Series Richie 13.3

-1

Date: Wednesday, March 14, 2012

Sheet 11 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 12 of 103

(Blanking)


<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 13 of	103

```

-->> M_A_DQS#[7:0] 6
-->> M_A_DQS[7:0] 6
-->> M_A_A[15:0] 6

```



Thermal EVENT

Layout Note:
Place these Caps near
SO-DIMMA.

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR3 SO-DIMM1			
Size	Document Number	Rev	
Custom		2012 S-Series Richie 13.3	
Date:	Wednesday, March 14, 2012	Sheet	14 of 103




(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 16 of	103

INTVRMEN- Integrated
SUS 1.05V VRM Enable
High - Enable internal VRs



PCH(2/9)

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3

2

1

1

1

Media

WLAN

LAN

3




2

1

1

1


PCH(3/9)



Intel ME-EC Interaction Signal List with and without M3 support


Signal Name	Platform With M3 Support (e.g., Intel AMT)	Platform Without M3 Support
SUSPWRDNACK(GPIO30)	Required	Required
ACPRESENT(GPIO31)	Required	Required
SLP_A#	Required	(Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_A# becomes required from Intel ME-EC prespective.

AMT/ME COMPLIANCY TEST CONN.



<Core Design>

PCH(4/9)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH(4/9) : LVDS/CRT/DDI

Size
A3

Document Number

2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 20 of 103

GPIO Table

S 2012 Chief River	PCH GPIO 52
Richie U&D (13 inches)	1
Rocky U&D (14 inches)	1
Rocky U&D (15/17 inches)	0

Boot BIOS Strap

GNT1#/GPIO51	SATA1GP#/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)

PCH(5/9)

PCH1E	5 OF 10
TP1	RSVD1 AY7
TP2	RSVD2 AV7
TP3	RSVD3 AU3
TP4	RSVD4 BG4
TP5	RSVD5 AT10
TP6	RSVD6 BC8
TP7	RSVD7 AU2
TP8	RSVD8 AT4
TP9	RSVD9 AT3
TP10	RSVD10 AY3
TP11	RSVD11 AT5
TP12	RSVD12 AV3
TP13	RSVD13 AV1
TP14	RSVD14 BB1
TP15	RSVD15 BA3
TP16	RSVD16 BB3
TP17	RSVD17 BB7
TP18	RSVD18 BB7
TP19	RSVD19 BE8
TP20	RSVD20 BD4
	RSVD21 BF6
	RSVD22
	RSVD23 AV5
	RSVD24 AV10
	RSVD25 AT8
	RSVD26 AV5
	RSVD27 BA2
	RSVD28 AT12
	RSVD29 BE3

USB 3.0/2.0 Port Pairing

USB 3.0 Port	USB 2.0 Port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3

USB3.0 Table

Pair	Device
1	FREE
2	I/O CONN. 1
3	I/O CONN. 2
4	I/O CONN. 3

62 USB3_RXN2	USB3RN1
62 USB3_RXN3	USB3RN2
62 USB3_RXN4	USB3RN3
	USB3RN4
62 USB3_RXP2	USB3RP1
62 USB3_RXP3	USB3RP2
62 USB3_RXP4	USB3RP3
	USB3RP4
62 USB3_TXN2	USB3TN1
62 USB3_TXN3	USB3TN2
62 USB3_TXN4	USB3TN3
	USB3TN4
62 USB3_TXP2	USB3TP1
62 USB3_TXP3	USB3TP2
62 USB3_TXP4	USB3TP3
	USB3TP4

BE28	USB3RN1
BC30	USB3RN2
BE32	USB3RN3
B332	USB3RN4
BC28	USB3RP1
BE30	USB3RP2
BG32	USB3RP3
AV26	USB3RP4
BB26	USB3TN1
AU28	USB3TN2
AV30	USB3TN3
AU26	USB3TN4
AV26	USB3TP1
AV28	USB3TP2
AW30	USB3TP3
	USB3TP4

INT_PIRQA#	K40
INT_PIRQB#	K38
INT_PIROC#	H38
INT_PIRQD#	G38

PCH_GPIO50	C46
PLT_DET_R	C44
PLT_DET_R	E40

PCH_GPIO51	D47
GNT1#/GPIO51	E42
GNT2#/GPIO53	E40
GNT3#/GPIO55	F40










PCH_GPIO2	G42
PIRQA#/GPIO2	G40
PIRQB#/GPIO3	C42
PIRQC#/GPIO4	D44
PIRQD#/GPIO5	

PME#	K10
PCI_PLTRST#	C6

CLK_PCI_SIO_R	H49
CLK_PCI_FB_R	H43
CLK_OUT_PIC2	J48
CLK_OUT_PIC3	K42
CLK_OUT_PIC4	H40

CLKOUT_PIC0	
CLKOUT_PIC1	
CLKOUT_PIC2	
CLKOUT_PIC3	
CLKOUT_PIC4	

PANTHER-GP-NF



USB 3.0 Conn. 1
USB 3.0 Conn. 2
USB 3.0 Conn. 3

BT WLAN combo

Fingerprint
USB 2.0 Conn. 1
Camera

WWAN

USB2.0 Table

Pair	Device
0	FREE
1	USB 3.0 I/O CONN. 1
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN. 1
10	Camera
11	FREE
12	WWAN
13	FREE

OC0#/GPIO59	OC0# GPIO59
OC1#/GPIO40	OC1# GPIO40
OC2#/GPIO41	OC2# GPIO41
OC3#/GPIO42	OC3# GPIO42
OC4#/GPIO43	OC4# GPIO43
OC5#/GPIO9	OC5# GPIO9
OC6#/GPIO10	OC6# GPIO10
OC7#/GPIO14	OC7# GPIO14

LANLINK_STATUS	35
----------------	----

LANLINK_STATUS	35
----------------	----

LANLINK_STATUS	35
----------------	----

LANLINK_STATUS	35
----------------	----

LANLINK_STATUS	35
----------------	----

LANLINK_STATUS	35
----------------	----

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH(5/9) : PCI/USB/NVM

Size A3 Document Number







2012 S-Series Richie 13.3

Date: Wednesday, March 14, 2012

Sheet 21 of 103

Rev -1

PCH(6/9)







VRAM ID TABLE

PCH_GPIO39	PCH_GPIO38	VENDER
0	1	Samsung
1	0	Hynix
1	1	Elpida
0	0	UMA

GDDR5/DDR3 TABLE

20110822SI

2012 Chief River	PCH GPIO 12
Richie U&D (13 inches)	0 (13") GDDR5
Rocky U&D (14 inches)	1(14",15",17")DDR3
Rocky U&D (15/17 inches)	1(14",15",17")DDR3



FDI TERMINATION VOLTAGE OVERRIDE

GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
----------------------	---

DMI TERMINATION VOLTAGE OVERRIDE

GPIO36	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
--------	---

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

PCH(6/9) : GPIO/NTCF/RSVD

2012 S-Series Richie 13.3

Sheet 22 of 103

PCH(7/9)



Title			
PCH(7/9) : PWR1			
Size A3	Document Number		Rev
	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 23 of	103

PCH(8/9)

POWER

USB

Clock and Miscellaneous

PCI/GPIO/LPC

SATA

MISC

CPU

RTC

HDA

2.925A

97mA

1mA

1mA

266mA

160mA

55mA

95mA

1mA

6uA

10mA

AF33, AF34 and AG34 should be VCCDIFFCLKN[3:1]

3rd = 68.1001A.10B
2nd = 68.1001D.10E

1st = 68.1001A.10B
2nd = 68.1001D.10E
3rd = 68.1001A.10B



1st = 68.1001A.10B
2nd = 68.1001D.10E
3rd = 68.1001A.10B

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH(8/9) : PWR2		
Size A3	Document Number	Rev
	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 24 of 103	

PCH(9/9)



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH(9/9) : GND	
Size	Document Number	2012 S-Series Richie 13.3		Rev
A3				-1
Date:	Wednesday, March 14, 2012	Sheet	25	of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH XDP

Size

A3

Document Number


2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012


Sheet 26 of 103




4 WIRE PWM Fan Control circuit

FAN PWM LEVEL = 5V


20mil



A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L




Thermal IC Control circuit







T8 H/W Shutdown Control circuit

Degree	Rset
95	25.5K
90	22.1K
85	18.7K




```
Layout: PUT U2805 Bottom side and close CPU
        PUT R2806 Close U2806
```





Digital GND & AUD_AGND

Tie Analog GND and Digital GND under codec by a single point




audio ground must be connect to digital ground with an 80 mil copper bridge located directly under codec to prevent ESD latch up.

PC BEEP




Pre-AMP. for External MIC






<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
		External MIC Pre-Amp	
Size A3	Document Number	2012 S-Series Richie 13.3	Rev -1
Date:	Wednesday, March 14, 2012	Sheet 30	of 103




HeadPhone OUT



Audio Board +Touch Pad Connector



Speaker Connector



<Core Design>

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Size A3

Document Number

2012 S-Series Richie 13.3


Date: Wednesday, March 14, 2012

Sheet 31 of 103

Rev -1

CardReader JMicron JMB709

CAD Note:
Put Close Pin10




D3E Detection Table

D3E_CPPE#	Status
H	D3E mode
L	Normal mode

CR1_CDxN Detection Table

CR1_CDxN	Card Type
1 0	(No Card)
H H	(No Card)
H L	SD Card/MMC
L H	MemoryStick
L L	XD Card

<Core Design>




Pin Name	Default Mode	SD/MMC Card	MS Card
MDIO0	SD/MMC/MS	SD1_DAT0	MS1_DAT0
MDIO1		SD1_DAT1	MS1_DAT1
MDIO2		SD1_DAT2	MS1_DAT2
MDIO3		SD1_DAT3	MS1_DAT3
MDIO4		SD1_CMD	MS1_BS
MDIO5		SD1_CLK	MS1_CLK
MDIO6		SD1_WP	
MDIO7			
MDIO8		MMC_DAT3	MS1_DAT4
MDIO9		MMC_DAT5	MS1_DAT5
MDIO10		MMC_DAT6	MS1_DAT6
MDIO11		MMC_DAT7	MS1_DAT7
CR1_LEDN		SD1_LED#	MS1_LED#
CR1_PCTLN		SD1_PCTL#	MS1_PCTL#
CR1_CD0		SD1_CD#	
CR1_CD1			MS1_CD#

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			SD/MS/MMC CONNECTOR	
Size	Document Number	2012 S-Series Richie 13.3		Rev
A3				-1
Date:	Wednesday, March 14, 2012	Sheet	33	of 103


USE EFuse No ASF




LAN CHIP-RTL8151FH

LanChip Power


+3.3V_LAN_S5 Rising time
(10%~90%)
Spec >1mS and <100mS



Regout power plane(1D05V)





60 mils (average 300mA)




Put 4D7U L + 4D7U cap near pin36 <200mils
(2nd = 78.22610.81L)


Regout Switch




25MHz Crystal






Isolate Strap Pin



White LED for connectivity and Amber LED for activity located on RJ-45 connector





RJ45 Connector



- (1)route on bottom as differential pairs.
- (2)Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- (3)No vias, No 90 degree bends.
- (4)pairs must be equal lengths.
- (5)6mil trace width,12mil separation.
- (6)36mil between pairs and any other trace.
- (7)Must not cross ground moat, except RJ-45 moat.

Run Power

+5VALW to +5VS Transfer
 +3VALW to +3VS Transfer
 +1.5VU to +1.5VS Transfer
 +V1.05M_LAN to +V1.05S Transfer




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
Power Plane Enable		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012		
Sheet 36 of 103		

POK




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			POK	
Size	Document Number	2012 S-Series Richie 13.3		Rev
A3				-1
Date:	Wednesday, March 14, 2012	Sheet	37	of 103

ADP OCP



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...	...	...	...	...	...

ADP OCP

Size

Document Number

2012 S-Series Richie 13.3

Rev






Date: Wednesday, March 14, 2012

Sheet 3


of


103

Battery Connector




BQ24736 for CHARGER





SSID = CPU.Regulator




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

ISL95832 IMPV7-1/3			
File	Document Number	Rev	
A2	2012 S-Series Richie 13.3	-1	
Date: Wednesday, March 14, 2012	Sheet 42	of	103

DCBATOUT PWR_VCCCORE2_DCBATOUT



DCBATOUT PWR_VCCCORE1_DCBATOUT



Vcc_core
Iccmax=53A
Itdc=36A
OCP>65A

42 PWR_VCORE_HG2
42 PWR_VCORE_SW2
42 PWR_VCORE_LG2

PU4303
FDMS7698-GP
84.07698.037
2nd = 84.06414.037

PU4304
FDMS0302S-GP
84.00302.037
2nd = 84.06512.037

PU4301
FDMS7698-GP
84.07698.037
2nd = 84.06414.037

PU4302
FDMS0302S-GP
84.00302.037
2nd = 84.06512.037

SNUBBER

PL4301

IND-D24UH-1-GP

68.R2410.201

2nd = 68.R2610.101

PT4301

ST470UF2VDM-GP

1st = 79.47719.2BL

2nd = 77.24771.13L

3rd = 79.47719.2BL

PT4303

ST470UF2VDM-GP

1st = 79.47719.2BL

2nd = 77.24771.13L

3rd = 79.47719.2BL

PWR_VCORE_SW1_R

EC4302

SC680P50V2KX-2GP

RF-DY 42

PWR_VCORE_SWN1

PR4271

10R2F-L-GP

PWR_VCORE_CSREF_R

PWR_VCORE_CSREF

42

SNUBBER

PL4302

IND-D24UH-1-GP

68.R2410.201

2nd = 68.R2610.101

PT4304

ST470UF2VDM-GP

1st = 79.47719.2BL

2nd = 77.24771.13L

3rd = 79.47719.2BL

PT4305

ST470UF2VDM-GP

1st = 79.47719.2BL

2nd = 77.24771.13L

3rd = 79.47719.2BL

PWR_VCORE_SW2_R

EC4311

SC680P50V2KX-2GP

RF-DY 42

PWR_VCORE_SWN2

PR4272

10R2F-L-GP


PWR_VCORE_CSREF_R_2

PWR_VCORE_CSREF

42

<Core Design>


緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
ISL95832 IMVP7-2/3		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012		
Sheet 43 of 103		



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ISL95832 IMVP7-3/3
Size	Document Number	Rev	-1
A3	2012 S-Series Richie 13.3		
Date:	Monday, March 19, 2012	Sheet	44 of 103




8.19.27.29.34.35.36.37.46.47.48.92.93 PM_SLP_S3# >>>

8_H_SNB_IVB#_PWRCTRL >>>


TPS51219_REFIN	Voltage
1	1.05V
0	1.0V

Route Parallel

Differential Sense feedback
Resistor need close to controller



RT8068A for 1D8V_S0




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		1D8V_S0	
Size	Document Number	Rev	
A3	2012 S-Series Richie 13.3	-1	
Date:	Wednesday, March 14, 2012	Sheet	47 of 103

TPS51461 for VCCSA

VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title		
ISL95870A VCCSA		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date:	Wednesday, March 14, 2012	Sheet 48 of 103

LCD Connector




CARMER PINDEFINE


No.	Signal
1	DMIC_CLK
2	DMIC_DATA
3	GND
4	3.3V_MIC
5	5V_KBL
6	EN
7	VCC_5V
8	GND
9	D+
10	D-



CAMERA




LCD POWER CIRCUIT



LED BACKLIGHT CONVERTER POWER







CRT Connector

CRT1
Transmission line
characteristic
impedance for RGB
signals $Z_0 = 37.5 \text{ Ohm}$




Place these resistors as
the closest components to
connector CRT1

Transmission line characteristic impedance $Z_0 = 50 \text{ Ohm}$




HDMI Connector


20120130PV-R



Close to PCH




Close to HDMI Connector



Routing Guidelines:

CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.

HDMI CONN



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
HDMI Level Shifter/Conn		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012		
Sheet 51 of 103		

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

2012 S-Series Richie 13.3

Date:

Wednesday, March 14, 2012

Sheet

52


of

103


Rev

-1

Mini-Card--WLAN (Half)



Mini-Card--WWAN



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN MINI SLOT/SIM

Size

Document Number	
-----------------	--

2012 S-Series Richie 13.3

Rev

Date: Wednesday, March 14, 2012

Sheet 54 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3

2012 S-Series Richie 13.3



-1

Date: Wednesday, March 14, 2012



Sheet 55 of 103

1

HDD Connector



ODD Connector



(Blanking)

<Core Design>

Title	
(Reserved)	
Size A3	Document Number 2012 S-Series Richie 13.3
Date: Wednesday, March 14, 2012	Sheet 57 of 103

Rev -1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 58 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date:

Wednesday, March 14, 2012


Sheet

59


of

103


SSID = Flash.ROM



SPI Layout Note



SYSTEM SPI ROM Socket




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Flash
Size	Document Number	Rev	
A3	2012 S-Series Richie 13.3	-1	
Date:	Wednesday, March 14, 2012	Sheet	60 of 103

Right Side USB 2.0 Connector




Left Side USB 3.0 Connector




USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX-
6	StdA_SSRX+
7	GND
8	StdA_SSTX-
9	StdA_SSTX+


Right Side USB 3.0 Connector




USB POWER



Ultra Low Capacitance TVS Arrays (Pin5,6,7,8 No Internal Connection)



Ultra Low Capacitance TVS Arrays (Pin5,6,7,8 No Internal Connection)



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
2012 S-Series Richie 13.3




Rev
-1

Date: Wednesday, March 14, 2012

Sheet 63 of 103

1

Finger Printer Connector




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
<i>Finger Print Conn</i>				
Size	Document Number			Rev
A3	2012 S-Series Richie 13.3			-1
Date:	Wednesday, March 14, 2012		Sheet 64 of	103

ACCELEROMETER



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 66 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date:

Wednesday, March 14, 2012


Sheet

67


of

103

WLAN / WWAN POWER LED



HDD LED



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LED Control

Size
A3

Document Number


2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 68 of 103

Keyboard Connector





(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 70 of 103	

24 PIN LPC DEBUG CONN.



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date:

Wednesday, March 14, 2012

Sheet

72

of

103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 73 of 103

1

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 74 of	103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 75 of	103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 76 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

TPM

Size

A3

Document Number

2012 S-Series Richie 13.3

Date:

Wednesday, March 14, 2012

Rev

-1

Sheet

77

of

103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 78 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 79 of 103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012		
	Sheet	80	of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3

2012 S-Series Richie 13.3


-1

Date: Wednesday, March 14, 2012


Sheet 81 of 103

1

Title			
POWER Button/ DCIN Connector			
Size	Document Number	Rev	
A3	2012 S-Series Richie 13.3	-1	
Date:	Wednesday, March 14, 2012	Sheet	82 of 103



dGPU reset for PX/SG transitions




CONFIGURATION STRAPS

ALLOW FOR PULL-UP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1= INSTALL 3K RESISTOR
X= DESIGN DEPENDANT
NA= NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	?	0
GPIO8_ROMSO	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSXNC		X	1



GPIO_13	GPIO_12	GPIO_11	Memory Aperture Size
0	0	1	512MB/256MB memory aperture (Default)
1	1	0	reserved

JTAG SIGNAL OPTION


Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



GDDR3/GDDR5 Memory Stuff Option


	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R




C	R1	R2	R3
120 pF	51 Ω	10 Ω	5 k Ω








Vender	Vandor Part	Part Number
HYNIX	H5GQ2H24AFR-T2C	635930-352
SAMSUNG	K4G20325FD-FC04	635930-952
ELPIDA	EDW1032BBBG-50-F	635930-152


[illegible]





20100903 X01: Change VRAM1,VRAM2 to GDDR5.
20100908 X01: Modify VRAM net name for Mirror Function.

GDDR5 Table

Vender	Vandor Part	Part Number
HYNIX	H5GQ2H24MFR-T2C	72.05224.00U
SAMSUNG	K4G20325FC-HC04	72.20325.00U



20100903 X01: Change VRAM1,VRAM2 to GDDR5.
20100908 X01: Modify VRAM net name for Mirror Function.



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

File	Document Number	Rev
GPU-VRAM3.4 (2/4)	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012	Sheet 89 of 103	

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved) GPU-VRAM5.6 (3/4)

Size
A3

Document Number
2012 S-Series Richie 13.3

Rev
-1

Date: Wednesday, March 14, 2012

Sheet 90 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved) GPU-VRAM7.8 (4/4)

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 91 of 103


1

+VGA CORE

GPU Power ID Table

Thames Pro S3 GDDR5

GPU SIDE		UP1527QDD
PWRCNTL_0	PWRCNTL_1	VGA_CORE
0	0	1V
1	0	0.9V



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA ISL95870Size
A3

Document Number

2012 S-Series Richie 13.3

Rev

Date: Monday, March 19, 2012


Sheet 92 of 103

5.3 Power-Up/Down Sequence


Seymour has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies, except for VDDR3, must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. There is no timing requirement on the ramp up of VDDR3 relative to other power rails.
- The external pull-up resistors on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.

3D3V_VGA_S0 > VGA_CORE > 1V_VGA_S0 > 1D5V_VGA_S0 > 1D8V_VGA_S0



1D5V_VGA_S0



RT9025 for 1V_S0

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

2012 S-Series Richie 13.3

Date:

Wednesday, March 14, 2012

Rev

-1

Sheet

94

of


103

(Blanking)


<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 95 of	103


5V_S5 9 PCS




1D8V_PWR 2 PCS




1V_VGA_S0 2 PCS




1D8V_VGA_S0 2 PCS




VGA_CORE 2 PCS




1D5V_VGA_S0 2 PCS




1D5V_S3 8 PCS




VCCSA 1 PCS




VCC_CORE 4 PCS






1D05V_S0 11 PCS




3D3V_S5 11 PCS



DCBATOUT 21 PCS






5	4	3	2	1
D				
C				
B				
A				

<Core Design>

緯創資通		Wistron Corporation			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
Change History					
Size	Document Number		Rev		
A3	2012 S-Series Richie 13.3		-1		
Date:	Wednesday, March 14, 2012				
	Sheet	98	of 103		

S-Series Power Sequence and Reset Signal Timing




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Power Sequence			
Size	Document Number		Rev
A3	2012 S-Series Richie 13.3		-1
Date:	Wednesday, March 14, 2012	Sheet 99 of	103

S-Series POWER BLOCK DIAGRAM



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	

Power Block Diagram

Size

Document Number


2012 S-Series Richie 13.3

ev

Date: Wednesday, March 14, 2012

Sheet 100 of 103

S-Series SMBUS BLOCK DIAGRAM




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
SMBUS Block Diagram		
Size	Document Number	Rev
A3	2012 S-Series Richie 13.3	-1
Date: Wednesday, March 14, 2012 Sheet 101 of 103		

S-Series AUDIO BLOCK DIAGRAM



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Thermal/Audio Block Diagram

Size

Document Number

Rev

2012 S-Series Richie 13.3

Date _____

Wednesday, March 14, 2012

Sheet 102 of 103

9	103
---	-----

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

mSATA

Size

A3

Document Number

2012 S-Series Richie 13.3

Rev

-1

Date: Wednesday, March 14, 2012

Sheet 103 of 103