




M3 System Block Diagram




CLK_GEN_SLG8SP628



- ! Clock chip has internal serial terminations
- ! for differential pairs, external resistors are
- ! reserved for debug purpose.

Place within 0.5" of CLKGEN

ICS9LPRS480	P/N : ALPRS480000
SLG8SP628	P/N : AL8SP628000
RTM880N-796	P/N : AL000880000



To CPU 200 Mhz

To NB RS880M for VGA

To NB 100 Mhz

To LAN Controller

To Mini PCIE Slot(WLAN) 100 Mhz

To USB 3.0

To NB HT BUS 100 Mhz

To SB USB 48 Mhz


To NB

CLOCK INPUT TABLE




SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1*	100 MHz non-spreading differential SRC clock
	0	100 MHz spreading differential SRC clock
SEL_27	1	27MHz and 27M SS outputs
	0*	100 MHz SRC clock

CLOCKS	RS780
HT_REFCLKP	100M DIFF
HT_REFCLKN	100M DIFF
REFCLK_P	14M SE (1.1V)
REFCLK_N	vref
GFX_REFCLK	100M DIFF(IN/OUT)*
GPP_REFCLK	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF


* default



CPU HyperTransport and Debug





HDT Header





CPU Memory





DDR3 Memory Interface A




DDR3 Memory Interface B




CPU Control and Miscellaneous



Processor Power and Ground



Bottom Side Decoupling



PART 1 OF 6

HYPER TRANSPORT CPU I/F


U23A			
HT_CADOUTP0	Y25	HT_RXCAD0P	D24 HT_CADINP0
HT_CADOUTN0	Y24	HT_RXCAD0N	D25 HT_CADINN0
HT_CADOUTP1	V22	HT_RXCAD1P	E24 HT_CADINP1
HT_CADOUTN1	V23	HT_RXCAD1N	E25 HT_CADINN1
HT_CADOUTP2	V25	HT_RXCAD2P	E24 HT_CADINP2
HT_CADOUTN2	V24	HT_RXCAD2N	E25 HT_CADINN2
HT_CADOUTP3	U24	HT_RXCAD3P	E23 HT_CADINP3
HT_CADOUTN3	U25	HT_RXCAD3N	E22 HT_CADINN3
HT_CADOUTP4	T25	HT_RXCAD4P	H23 HT_CADINP4
HT_CADOUTN4	T24	HT_RXCAD4N	H22 HT_CADINN4
HT_CADOUTP5	P22	HT_RXCAD5P	J25 HT_CADINP5
HT_CADOUTN5	P23	HT_RXCAD5N	J24 HT_CADINN5
HT_CADOUTP6	P25	HT_RXCAD6P	K24 HT_CADINP6
HT_CADOUTN6	P24	HT_RXCAD6N	K25 HT_CADINN6
HT_CADOUTP7	N24	HT_RXCAD7P	K23 HT_CADINP7
HT_CADOUTN7	N25	HT_RXCAD7N	K22 HT_CADINN7
HT_CADOUTP8	AC24	HT_RXCAD8P	F21 HT_CADINP8
HT_CADOUTN8	AC25	HT_RXCAD8N	G21 HT_CADINN8
HT_CADOUTP9	AB25	HT_RXCAD9P	G20 HT_CADINP9
HT_CADOUTN9	AB24	HT_RXCAD9N	H21 HT_CADINN9
HT_CADOUTP10	AA24	HT_RXCAD10P	J20 HT_CADINP10
HT_CADOUTN10	AA25	HT_RXCAD10N	J21 HT_CADINN10
HT_CADOUTP11	Y22	HT_RXCAD11P	J18 HT_CADINP11
HT_CADOUTN11	Y23	HT_RXCAD11N	K17 HT_CADINN11
HT_CADOUTP12	W21	HT_RXCAD12P	L19 HT_CADINP12
HT_CADOUTN12	W20	HT_RXCAD12N	J19 HT_CADINN12
HT_CADOUTP13	V21	HT_RXCAD13P	M19 HT_CADINP13
HT_CADOUTN13	V20	HT_RXCAD13N	L18 HT_CADINN13
HT_CADOUTP14	U20	HT_RXCAD14P	M21 HT_CADINP14
HT_CADOUTN14	U21	HT_RXCAD14N	P21 HT_CADINN14
HT_CADOUTP15	U19	HT_RXCAD15P	P18 HT_CADINP15
HT_CADOUTN15	U18	HT_RXCAD15N	M18 HT_CADINN15
HT_CLKOUTP0	T22	HT_RXCLK0P	H24 HT_CLKINP0
HT_CLKOUTN0	T23	HT_RXCLK0N	H25 HT_CLKINN0
HT_CLKOUTP1	AB23	HT_RXCLK1P	L21 HT_CLKINP1
HT_CLKOUTN1	AA22	HT_RXCLK1N	L20 HT_CLKINN1
HT_CTLOUTP0	M22	HT_RXCTL0P	M24 HT_CTLINP0
HT_CTLOUTN0	M23	HT_RXCTL0N	M25 HT_CTLINN0
HT_CTLOUTP1	R21	HT_RXCTL1P	P19 HT_CTLINP1
HT_CTLOUTN1	R20	HT_RXCTL1N	R18 HT_CTLINN1
		HT_TXCALP	B24 HT_TXCALP
		HT_TXCALN	B25 HT_TXCALN

HT_CADOUTP[15..0]	HT_CADOUTP[15..0]	3
HT_CADOUTN[15..0]	HT_CADOUTN[15..0]	3
HT_CLKOUTP[1..0]	HT_CLKOUTP[1..0]	3
HT_CLKOUTN[1..0]	HT_CLKOUTN[1..0]	3
HT_CTLOUTP[1..0]	HT_CTLOUTP[1..0]	3
HT_CTLOUTN[1..0]	HT_CTLOUTN[1..0]	3
HT_CADINP[15..0]	HT_CADINP[15..0]	3
HT_CADINN[15..0]	HT_CADINN[15..0]	3
HT_CLKINP[1..0]	HT_CLKINP[1..0]	3
HT_CLKINN[1..0]	HT_CLKINN[1..0]	3
HT_CTLINP[1..0]	HT_CTLINP[1..0]	3
HT_CTLINN[1..0]	HT_CTLINN[1..0]	3

signals	RS880M
HT_TXCALP	R430 301 ohm 1%
HT_TXCALN	
HT_RXCALP	R434 301 ohm 1%
HT_RXCALN	




Enables Debug Bus access through memory I/O pads and GPIO.
0 : Enable RS880M, Default
1 : Disable RS880M
(RX881 use DAC_VSYNC)




Indicates if memory Side port is available or not
0: Reserved
1: Required setting. Select with a pull-up resistor on the strap
(RX881 use DAC_HSYNC)



For All version
















DDR3 based CPU : Level shifted to 1.8V on the Northbridge side using an open-drain buffer and pulled up to 1.8V_S0 through a 2.2k Ohm 5% resistor on the Northbridge side.






ALLOW_LDTSTOP	OC
LDT_STOP#	3.3V Input


* Although defined as 3.3V I/Os, a 1.8V signaling level is supported on LDT_STOP#/ALLOW_LDTSTOP given that Vih is 1.4V. 3.3V to 1.8V level translation is not required.

140ohm CS11402FB19



DEBUG_OUT0	LVDS_DIGON
DEBUG_OUT1	LVDS_ENA_BK
DEBUG_OUT2	LVDS_BLOK
DEBUG_OUT3	TMD5_HPD
DEBUG_OUT4	AUX1N
DEBUG_OUT5	AUX1P
DEBUG_OUT6	HPD
DEBUG_OUT7	AUX_CAL





STRAP_DEBUG_BUS_GPIO_ENABLEb

Enables the Test Debug Bus using GPIO.

RS880M	
1 Disable	
0 Enable	

DFT_GPIO1: LOAD_EEPROM_STRAPS


Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

RS880M: Enables Side port memory

RS880M:HSYNC#


Selects if Memory SIDE PORT is available or not
 1 = Memory Side port Not available
 0 = Memory Side port available
 Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]



Quanta Computer Inc.

PROJECT : ZN8

Size	Document Number	Rev
	RS880M-Spmem/Straps	1A
Date:	Monday, March 22, 2010	Sheet 10 of 40






SATA PORT 0,1,2,3
can support AHCI
mode

SATA1



SATA ODD



Signal Name	Explanation
SATA_CALRP	SB800 A11: 800-? 1% resistor to GND. P/N:CS18062FB00(806 Ohm) SB800 A12: TBD-? 1% resistor to GND. (1K ohm)
SATA_CALRN	SB800 A11: 931-? 1% resistor to VDDAN_11_SATA. SB800 A12: TBD-? 1% resistor to VDDAN_11_SATA.



PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF SB820



SB820M_A12


SB800 Part 2 of 5

FLASH



SERIAL ATA

HW MONITOR


SPI ROM



IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY



	ID4	ID3	ID2	ID1	ID0
0				UMA	14"
1				Discrete	15"




REQUIRED STRAPS



OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

16




	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2	Watchdog Timer Enable	USE DEBUG STRAPS	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	INT. CLKGEN ENABLED DEFAULT	H, H=Reserved H, L=SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1 DEFAULT	Watchdog Timer Disable DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK MODE	EC DISABLED DEFAULT	EXT. CLKGEN ENABLE	L, H=LPC ROM L, L=FWH ROM	DEFAULT


internal have pull Hi 10K

DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	DISABLE I2C ROM DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	ENABLE I2C ROM use REQ3# as SDA use GNT3# as SCL	ENABLE PCI MEM BOOT







NB_PWRGD_IN:
RS880/RX881 = 1.8V;
Do NOT share it with SB_PWRGD when use Internal Clk Gen (Need SB PLL initialize firstly)



NB/SB POWER GOOD CIRCUIT




CHANNEL A DIMM 0




DDR3-DIMM0_H=5.2_Standard







PC2100 DDR3 SDRAM SO-DIMM (204P)




FOX H:9.2 white
PCB Placement




SPD SA0	0
SPD SA1	0



DDR3-DIMM0_H=5.2_Standard



CHANNEL B DIMM 1



M_B_DQ32----JDIM4.130----JDIM3.130
M_B_DQ36----JDIM4.129----JDIM3.129

M_B_DQ41----JDIM4.147----JDIM3.147
M_B_DQ43----JDIM4.149----JDIM3.149
M_B_DQ42----JDIM4.150----JDIM3.159
M_B_DQ40----JDIM4.157----JDIM3.157



SUYIN H:9.2 RVS Black

PCB Placement

AM3










SPD SA0	1
SPD SA1	1


VCC3 R95 0.5% 1/16W 0402 SA0 B 1
R94 0.5% 1/16W 0402 SA1 B 1



Quanta Computer Inc.
PROJECT : ZN8





6/25 Change CN22 pin define and footprint at C test.








Share Pin

Share Pin	XD	MS	SD
SP1	XDR/B#	MS_CLK	SD_WP
SP2	XD_RE#	MS_INS#	
SP3	XD_CE#		SD_D1
SP4	XD_CLE	MS_D7	SD_D0
SP5	XD_ALE	MS_D3	SD_D7
SP6	XD_WE#		SD_CD#
SP7	XD_WP	MS_D6	SD_D6
SP8	XD_D0	MS_D2	SD_CLK
SP9	XD_D1	MS_D0	SD_D5
SP10	XD_D2		SD_CMD
SP11	XD_D3	MS_D4	SD_D4
SP12	XD_D4	MS_D1	SD_D3
SP13	XD_D5	MS_D5	SD_D2
SP14	XD_D6	MS_BS	




1st 2.5"/3/5" SATA HDD

From PCH SATA



SATA CD-ROM

To SATA-HDD conn



SATA ODD CONNECTOR


USB connector same as ZN6




Wireless + BT

+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA

Footprint : MIPCI-800055F8052G-X-52P-LDV-NB4




H=9.0





TV and Port 80 Debug


350mA, 20mil
TV use VCC3




H=9.0




Side USB




BLUETOOTH CONNECTOR




WEB CAM MODULE



TO WEB CAM MODULE




For dongle





MULTI-TOUCH


HP spec:USB header for touch controller must be able to support 3.0 A.




UMA DP CONN for scalar Board






LVDS+DP CONN for UMA




EEPROM IIC Selection PANEL EDID DATA






PANEL_ON	PANEL_ON_EC	LCDVCC
0	0	Power OFF
0	1	Power ON
1	0	Power ON
1	1	Power ON
















Option 2
 a. 5V panel --- remove Q41, C675, R438, R441, D26
 b. 12V panel --- remove Q41, R442, D26
 Option 4
 remove R441, R442

PANEL VCC CONTROL



CRT for Debug




Quanta Computer Inc.






PROJECT : ZN8

Size	Document Number	Rev
	CRT	1A
Date:	Monday, March 22, 2010	Sheet 28 of 40

Layout Note:
Place all capacitors close to IT8512.



Layout Note:
net "3VPCU" and "RTC_VCC"
minimum trace width 12mils.




Note 1: Since all GPIO belong to VSTBY power domain, and there are some special considerations below:
(1) If it is output to external VCC derived power domain circuit, this signal should be isolated by a diode such as KBRST# and GA20.
(2) If it is input from external VCC derived power domain circuit, this external circuit must consider not to float the GPIO input.

Note 2:
(1) Each input pin should be driven or pulled.
(2) Each output-drain output pin should be pulled.


Layout Note:
Place R471, R498, R534 within 500 mils from SPI Flash. Place R567 within 500mils from R534; R520 within 500mils from R498 and R570 within 500mils from R471.

For Debug use




Layout Note:
32.768kHz clock lines:
a. If possible, please avoid using any through-hole.
b. Please make the trace length short, and the trace width wide enough.
c. The spacing to the closest neighbor should be wide enough.

(For PLL Power)



For PS2



For PS2



For PS2




For PS2




For PS2




For PS2



For PS2



For PS2




For PS2




For PS2




For PS2




For PS2




For PS2




For PS2




For PS2




For PS2



For PS2




For PS2



For PS2




For PS2



For PS2




For PS2




For PS2




For PS2



For PS2



For PS2



For PS2



For PS2




For PS2




For PS2



For PS2



For PS2



For PS2




For PS2



For PS2




For PS2



For PS2



For PS2



For PS2




For PS2



For PS2



For PS2




For PS2




For PS2




For PS2



For PS2




For PS2




For PS2




For PS2



For PS2




Quanta Computer Inc.
PROJECT : ZN8



```







Normal IR
Learning IR
IR LED
Suspend state LED
1 ON LED state LED
Power Button
ODD eject Button
Volume up
Volume down
Audio mute
OPEN CASE




```






PWRBTN# must pull up to


PWRBTN# must pull up to PCU power well









DC/DC +3V ALW/+5V ALW/+5V ALW2 /+15V ALW





```
del I=(19-5)*5/(3.8u*400K*19)=2.423
Iocp=6.5-2.423/2=5.28
Vth=5.28*18mohm=95.04mV
R(Ilim)=95.04*10mV/5uA=190kOhm
```








ZN8_POWER-3V/5V



VCC1.1V, 1.2VDDR, VCC1.8V,VDDA,1.1V_S5



**APL5930 Pin 9 connect to VIN
 **APL5920 Pin 9 connect to GND
 R2(VFB-GND) Range=1K-24K ohm




Quanta Computer Inc.


PROJECT : ZN8

Size	Document Number	Rev
	VCC1.1,VDD1.8,2.5V(LDO)	1A






Date: Monday, March 22, 2010 Sheet 36 of 43



NCP5393B AMD AM3 POWER CKT




CODEC




AUDIO AMPLIFIER



12/22 Add AR70/AR71 near the CODEC by ADI demanded




2/3 ME change from 4 to 5pin.



2W X 4



12/22 Add AR72/AR73 near the CODEC by ADI demanded



0-1 : CLK source change to CLK GEN from SS
0-2 : Change resistor footprint type
0-3 : Remove resistor for CLK GEN source
0-4 : Linking for BSS read
0-5 : For LAM and USB 0 PCI signal
0-6 : For BSS writing control
0-7 : Change CLK source from SS to CLK GEN
0-8 : Separate system SS power from DDC2
0-9 : Mount HSD and ps for HSD control
0-10 : Change SS strap setting
0-11 : Conflict ESDM setting
0-12 : Linking for BSS read
0-13 : Correct the power call net name
0-14 : Correct the power connection
0-15 : Change HSD connector type
0-16 : Change HSD connector type
0-17 : Change mini PCI controller from MD to SS
0-18 : Change mini PCI controller from MD to SS
0-19 : Add resistor for main filtration
0-20 : Separate DMC and camera connector
0-21 : Correct scalar board read signal
0-22 : Modify display port ADR channel connection
0-24 : Add panel power 12V7V match function
0-25 : Correct the power call net name
0-26 : Panel power 12V7V power selection
0-27 : Link HP and 12V to EC for G4N control
0-28 : Power filter for HSD control
0-29 : CPU CORE PWD assertion for EC
0-30 : Adjust 12v port pin default
0-31 : Change CDR connector type
0-32 : Correct ESDM channel select function
0-33 : Mount PM circuit
0-34 : CLK_SOURCE_P0 / CLK_SOURCE_P0 link to CLK GEN SOURCE_CLK_N / SOURCE_CLK_N
0-35 : Change P0V12V to SS from 4.75
0-36 : Dr-yd0 B112 issue
0-37 : Fix fan net name issue
0-38 : Fix USB dongle issue
0-39 : Change P0V12V from port 8 to port C
0-40 : Change USB power to 5V5D5
0-41 : Change P0V12V link to fix fan issue
0-42 : Modified panel power circuit
0-43 : Change CHARTER from 400 to 800
0-44 : Change CMC - CMC pin definition
0-45 : Reserve P0 pin - for 2K 000 pin
0-47 : Change P0V12V from 400 to 800
0-48 : Connector P0V12V to 12.00 for MDL
0-49 : Remove CMC logic buffer circuit
0-50 : Change SS DDC2 from main to resume
0-51 : No-pin BSS issue
0-52 : Change on to SS DDC
0-53 : Add CLK_SOURCE_P0 AC delay circuit
0-54 : Reserve 2K 000 for analog
0-55 : Change HT touch power to DDC2
0-56 : Change scalar ps core power
0-57 : Double SS AC strap
0-58 : No-pin BSS to fix scalar RD reset issue
0-59 : Change camera connector (pin124)
0-60 : Isolate power 0V from CMC to DDC2
0-61 : Change 12V 0V to 4.75 and 0-0-0-0-0-0-0-0 for MDL issue
0-62 : Add P0V12V power control circuit
0-63 : Add v-draper EC for P0V12V LAM and DDC2.0
0-64 : Add CDR for v-draper/Note function
0-65 : Add CDR for C-SDC20
0-66 : Add MD_PWD control circuit for spike issue

PAGE 32

1.del DCN1 , PR176 , PR175 , PR173 , PR24 , PQ4 , PQ2 , PR32 , PR24 , PR49 , PD1 , PC45 , PR33 , PR164 , CR1 , PR13 , PQ41 , PQ3 , PR55 , PR56 , PC45 , PR54 , PR45 , PR57 , PC4 , PC2

2 . ADD PR206/100kohn - PC188/0.1uF - PQ67/NHBT3004 - PR207/49.9kohn - PR37/10kohn - PU16A/LK350 - PR166/22ohm - PD9/PG23.3B - PR209/300kohn

3 - change PR29 FROM 64.9k ohm TO 13kohn

PAGE 35

1 - change PR172 FROM 1k ohm TO 0 ohm

2 - ADD PR7/10kohn - PC51/560uF/2.5V

PAGE 36

1 - change PUB VEN FROM CPU_VDDIO_PAREQD TO MA3MON

PAGE 37

1 - change VCC1.5V TO VCC1.5

2 - add pq65, pr226, pc197, pc196 for 3vsus

PAGE 39

1 - change PU19 PWR0000 FROM CPU_CORE TO VCC3

2 - add mosfet in VDD0B

3 - add pr229, pr230, pr238, pr157, pq67, p166 for pergood