




01






HDT+ Connector for Debug only



VID Override Circuit













PROJECT : R7X
Quanta Computer Inc.

Size Custom Document Number **APU 14(PCIE/UMI/GPP/HDT)** Rev 1A
 Date: Tuesday, March 12, 2013 Sheet 2 of 43





APU POWER TABLE

PIN NAME	NET NAME	VOLTAGE
VDD	+VCC_CORE	+1.1V
VDDNB	+VDDNB_CORE	??
VDDIO	+1.5VSUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V


36A
Maximum IDDspike 50A25A
Maximum IDDNBspike 33A

VDDR = 3.3A (Up to DDR3-1333 @ 1.5V)



PROJECT : R7X
Quanta Computer Inc.

Size Custom	Document Number APU 4/4(Power/GND)	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 5 of 43	



Place these PICE AC
coupling cap close to FCH

TO LAN

TO LAN

**Pure UMA
can remove**

```
Note: CLK_FCH_SRC_P/N is 100MHZ SSC
Note: CLK_PCIE_TRAVISP/N is 100MHZ non-SSC
Note: CLK_DP_NSSCP/N is 100MHZ non-SSC
Note: CLK_APU_HCLK_P/N is 100MHZ SSC
Note: CLK_PCIE_VGAP/N is 100MHZ SSC
Note: GPP_CLK(0:8)P/N is 100MHZ SSC capable
```

PV change to shortpad

33 FCH PROCHOT#--- (input 0.8V threshold)
When it is asserted, it can generate SCI or
SMI to OS/BIOS

Add R705 for support TPM function


S5_CORE_EN is necessary to connect enable pin of +3VPCU/+5VPCU regulator for S5+ mode implementation

INTRUDER_ALERT# Left not connected (FCH has 50-kohm internal pull-up to VBAT).




PROJECT : R7X
Quanta Computer Inc.

Size Custom	Document Number FCH 2/5(ACPI/PCI/CLK)	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 7 of 43	





PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



This circuit is
for switch DAC and
UMI analog power


PROJECT : R7X
Quanta Computer Inc.

Size Custom	Document Number FCH 4/5(POWER)	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 9 of 43	

STRAPS PINS



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.




REQUIRED STRAPS

		PCI_CLK1		PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	CLK_RTC
PULL HIGH		ALLOW PCIe Gen2 DEFAULT		USE DEBUG STRAP	non-Fusion CLOCK MODE	AMD internal EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW		FORCE PCIe Gen1		IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE ENABLED


DEBUG STRAPS

FCH has 15K Internal Pull Up for PCI_AD[27:23]







	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIe STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIe STRAPS	ENABLE PCI MEM BOOT

FCH PWRGD






PROJECT : R7X
Quanta Computer Inc.


Size Custom	Document Number FCH 5/5(Strap &PWRGD)	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 10 of 43	




- +3V 2,4,6,8,9,10,12,22,23,24,25,26,27,29,30,31,32,33,41,42,43
- +1.5V 2,4,22,23,27,32,38,41
- +3VPCU 7,25,30,32,33,34,35
- +1.5VSUS 2,3,4,5,12,40,41,43
- +0.75V_DDR_VTT 12,40



Size Custom	Document Number DDR3 DIMM1-STD (5.2H)	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 12 of 43	





	MARS/SUN	
Ra	1.69K	
Rb	n/a	
Rc	1K	



1








PROJECT : R7X
Quanta Computer Inc.

Size	Document Number	Rev
Custom	SUN_DP Powers	1A



Date: Tuesday, March 12, 2013 Sheet 18 of 43



CHANNEL A: 256MB/512MB DDR3




LID Switch



CRT PORT

SI change to 470Ω bead, BLM18BA470SN1D
for solve CRT rise/fall time issue



HOLE

HOLE

FAN hole

PCH BKT

CPU BKT

VGA BKT

Nut PN:MBBU2005010

THERMAL BKT

KB lock

SI add


MV add




PROJECT : R7X
Quanta Computer Inc.

Size Custom	Document Number CRT,Hole	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 24 of 43	


Green CLK Circuitry





PV add



DISCRETE HDMI I2C SELECT
Close to HDMI Connector




EMI request



PROJECT : R7X
Quanta Computer Inc.


Size Custom	Document Number HDMI	Rev 1A
Date: Tuesday, March 12, 2013		Sheet 25 of 43












Change footprint to
sdcart-psdbtc-09glbs1nn4h3-11p







Touch Screen Connector








2,4,6,8,9,10,11,12,22,23,24,25,26,29,30,31,32,33,41,42,43
8,24,25,26,30,31,32,41
2,4,22,23,32,38,41



USB3.0 X 2/USB2.0 COMBO





COMBO JACK



PROJECT : R7X
Quanta Computer Inc.

Size	Document Number	Rev
Custom	USB/Audio Jack	1A
Date: Tuesday, March 12, 2013	Sheet 28 of 43	


For EMI 0 ~ 22 ohm

Trace < 30 mil
Width > 60 mil
> 60 milFor GbE
Stuff La, Ca, CbFor 10/100
NA: La, Ca, Cb

For GbE

* Place Cc, Cd, Ce, Cf
close to each VDD10 pin-- 3, 8, 22, 30

For 10/100 NA Ce, Cf

* Place Cc, Cd
close to each VDD10 pin-- 8, 30 only,

For GbE

* Place Cg close to each VDD10 pin-- 22 (reserve)

For 10/100


* Place Cf close to each VDD10 pin-- 30 (reserve)

For 10/100

* Stuff Ce and Cf only, close to each VDD33 pin-- 23, 32

For GIGA

* Stuff Ca and Cb only, close to each VDD33 pin-- 11, 32



* Place Cc and Cd close to each VDD33 pin-- 23, 32


For GIGA
Stuff Cc, Cd

For 10/100


NA: Cc, Cd

Remove For Not Using SWR mode

2,4,6,8,9,10,11,12,22,23,24,25,26,27,30,31,32,33,41,42,43

+3V
+3V_LANVCC

LAN conn & Right SIDE USBX1




NB5



PROJECT : R7X
Quanta Computer Inc.

Size	Document Number	Rev
Custom	RTL 8105E/RJ45	1A
Date: Tuesday, March 12, 2013	Sheet 29 of 43	


KEYBOARD Con.





SATA_LED




PWR_LED





KEYBOARD PULL-UP



POWER BOTTON CONNECT




TOUCH PAD Con.



PROJECT : R7X
Quanta Computer Inc.


Size Custom	Document Number LED/KB/SW/TP	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 30 of 43	

CPU FAN




SATA HDD CONNECTOR


31



SATA ODD CONNECTOR



High : ODD power on
Low : ODD power down






















































PROJECT : R7X
Quanta Computer Inc.

Size Custom	Document Number MINI PCIE CONN & G-sensor	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 32 of 43	





2,4,6,8,9,10,11,12,22,23,24,25,26,27,29,30,31,32,41,42,43
7,25,30,32,34,35
34,35,36



ITE pin 100, 104, 106 default
can not pull up to +3VPCU it
will cause chip into test mode




Vender	Size	P/N
AMIC	4M	AKE39ZN0800
EON	4M	AKE39ZN0Q03
WINBOND	4M	AKE39FN0N01
Socket		DFHS08FS023





Platform model	GPI042	adapter
SG/DIS	High	90W
UMA	Low	65W



PROJECT : R7X
Quanta Computer Inc.

Size Custom	Document Number EC (IT8518E/HX)/ROM	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 33 of 43	





Size Custom	Document Number 3/5VS5 (NB670/NB671)	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 35 of 43	




+VIN	23,34,35,37,39,40,41,42,43
+2.5V	5
+3VSS	4,6,8,9,10,25,32,33,35,38,41,43
+5VSS	28,29,35,37,38,39,40,41,42,43
+1.1VSS	9,41
+5VPCU	34,35



PROJECT : R7X
Quanta Computer Inc.


Size Custom	Document Number +1.1VSS (AOZ1237)/2.5V	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 36 of 43	




PROJECT : R7X
Quanta Computer Inc.

Size Custom	Document Number +1.2V (AOZ1237)	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 37 of 43	







CPU CORE Volt
 Countinue current:36A
 Peak current:50A
 OCP minimum:60A



VDDNB Volt
 Countinue current:25A
 Peak current:33A
 OCP minimum:40A





Size Custom	Document Number DDR3L(TPS51216)	Rev 1A
Date:	Tuesday, March 12, 2013	Sheet 40 of 43



Size Custom	Document Number Dis-charge IC (SLG55448V)	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 41 of 43	

VGA Core

+VGA_CORE 17.43

42


GPIO10 GPIO12 GPIO16 GPIO20 GPIO15 Mars XT

PWRCNTL5	PWRCNTL4	PWRCNTL3	PWRCNTL2	PWRCNTL1	V-CORE
0	1	1	1	1	1.125V
1	0	0	0	0	1.100V
1	0	0	0	1	1.075V
1	0	0	1	0	1.050V
1	0	0	1	1	1.025V
1	0	1	0	0	1.000V
1	0	1	0	1	0.975V
1	0	1	1	0	0.950V
1	0	1	1	1	0.925V
1	1	0	0	0	0.900V
1	1	0	0	1	0.875V
1	1	0	1	0	0.850V
1	1	0	1	1	0.825V
1	1	1	0	0	0.800V

Default


Mars (25W)

+VGA_CORE
Continue current: 25A
Peak current: 30A
OCV minimum: 33A
L-L: 0mV/A





PROJECT : R7X
Quanta Computer Inc.

Size Custom Document Number +VGA_CORE (NCP3218G) Rev 1A
Date: Tuesday, March 12, 2013 Sheet 42 of 43



1.8V +/- 3%
Continue current:2A
Peak current:3A
OCP minimum:4A



Size Custom	Document Number +1.0V_VGA/1.8V_VGA/3V_VGA	Rev 1A
Date: Tuesday, March 12, 2013	Sheet 43 of 43	