


QT8 SYSTEM DIAGRAM



01

PCB STACK UP




LAYER 1 : TOP
LAYER 2 : IN1
LAYER 3 : IN2
LAYER 4 : VCC
LAYER 5 : IN3
LAYER 6 : BOT




PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number Block Diagram	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 1 of 45	


Processor Memory Interface

PLACE THEM CLOSE TO
CPU WITHIN 1"


PROJECT : QT8
Quanta Computer Inc.




4,6 MEM_MA_ADD[0..15]  MEM_MA_ADD[0..15]
4,6 MEM_MA_BANK[0..2]  MEM_MA_BANK[0..2]




PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH




4,6 MEM_MB_ADD[0..15]  MEM_MB_ADD[0..15]
4,6 MEM_MB_BANK[0..2]  MEM_MB_BANK[0..2]



PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH




SI-2 modified --SB internal pull HI to 3vs5



PROJECT : QT8
Quantas Computer Inc.


Size	Document Number	Rev
Custom	DDR2 SODIMMS TERMINATIONS	1A
Date: Tuesday, February 19, 2008	Sheet 7 of 45	




signals	RS780	RX780
HT_TXCALP	R641 301 ohm 1%	R641 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	R655 301 ohm 1%	R655 1.21k ohm 1%
HT_RXCALN		

RES CHIP 1.21K 1/16W +-1%(0402)
P/N : CS21212ER18

RES CHIP 301 1/16W +-1%(0402)
P/N : CS13012FB14





This block is for UMA RS780 only , RX780 can remove all component



RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RX780	RS780	PIN NAME	RX780	RS780
VDDHT	+1.1V	+1.1V	IOPLLVD	NC	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDDI	NC	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	NC	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD	NC	+1.1V
VDD18_MEM	NC	+1.8V	PLLVD18	NC	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	NC	+1.8V/1.5V	VDDLTP18	NC	+1.8V
VDDG33	NC	+3.3V	VDDL18	NC	+1.8V
IOPLLVD18	NC	+1.8V	VDDL18	NC	NC





VDD_MEM For UMA RS780 only
Not applicable to RX780
memory I/O transform




PROJECT : QT8
Quanta Computer Inc.

PLACE THESE
PCIE AC
COUPLING CAPS
CLOSE TO U600

To RS780



If CPU have pull Hi , this
pin should be not need



PV-1
Modified
-- change
to pull hi
to 3V5S
for power
leakage
issue

PCI EXPRESS INTERFACE

CLOCK GENERATOR

LPC

RTC

CPU

IC CTRL(528P) SB700 A11(218S7EALA11F6)
P/N : AJALA110T00

Del R639, R640, R641, R642 on PV

SB700
Part 1 of 5

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

PCI CLKs

All the PCI bus has
build-in Pull-up/Down
resistors

SI-2 Modified-- for power leakage issue

SI-2 Modified-- Add 6P10 pin for control D3E wake up (need low 1ms
-- for Jmicron-request)

SI-2 Modified-- for EMI

SI-2 Modified--reserve

SI-2 Modified-- for EMI suggestion

SI-2 Modified-- for EMI

SI-2 Modified--reserve

SI-2 Modified--reserve

SI-2 Modified--reserve

SI-2 Modified--reserve

SI-2 Modified--reserve

change D21, D20 type for PV

SI-2 modified for satify --
remove R560 , add R796 , R797

Del R783 for
TP on PV

SI-2 Modified-- for EMI

SI-2 Modified--reserve

SI-2 Modified-- for EMI

SI-2 Modified--reserve

SI-2 Modified-- for EMI

SI-2 Modified--reserve

SI-2 Modified--reserve

SI-2 Modified--reserve

SI-2 Modified--reserve


SI-2 Modified--reserve

SI-2 Modified--reserve



PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number SB700-PCIE/PCI/CPU/LPC 1/4	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 12 of 45	



SATA PORT 0,1,2,3
can support AHCI
mode

PLACE SATA AC COUPLING
CAPS CLOSE TO SB600

SATA1

SATA ODD

E-SATA

SATA PORT 4,5 are
only support IDE
mode

SATA PORT 4,5 are
only support IDE
mode





PLACE SATA CAL
RES VERY CLOSE
TO BALL OF SB700


NOTE:
R361 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK

PLVDD_SATA--
SATA PLL
POWER

XTLVDD_SATA-- SATA
crystal power



SI-2 modified for SATA LED fail issue



3V (3.3V @ 1.2mA)

1mA

Place near
ball

U37B

SB700
Part 2 of 5

SERIAL ATA


SATA PWR

HW MONITOR

ATA 66/100/133

SPI ROM

HW MONITOR



IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY

BT_OFF# 30

CHIPSET_PCIE_SLOW_SB# 2

ACCLED_EN 29

BT_COMBO_EN# 36

Del R220 for TP on PV

Del WAN off#

and R597 on

PV

SI-2 modified -- for fix +3V power leakage in S5 mode

AVDD--H/W monitor

Analog power

ID4	ID3	ID2	ID1	ID0	
X	X	X	0	0	UMA
X	X	X	0	1	discrete
X	X	X	X	X	
X	X	X	X	X	







PROJECT : QT8
Quanta Computer Inc.

PLACE ALL THE DECOUPLING CAPS ON
THIS SHEET CLOSE TO SB AS POSSIBLE.

23

Del R285 for TP on PV



PROJECT : QT8
Quantia Computer Inc.

Size Custom	Document Number SB700-PWR/DECOUPLING 4/4	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 15 of 45	




OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.


16

It must ready
refofe RSMRST#

REQUIRED STRAPS



	PCI_CLK_TPM	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	AZ_RST#
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	IMC ENABLED	CLKGEN ENABLED	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			IMC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT




SI-2 Modified
-R599 change from
10kohm to 2.2kohm
for fix system can
not boot

GPIO16 GPIO17

TYPE	GPIO16	GPIO17
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC

DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]




	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	

NB_PWRGD_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)

SI-2 modified -- confirm AMD R563 need to stuff

SI-2 modified -- remove
+3V pull Hi resistor .



NB/SB POWER GOOD CIRCUIT


AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5



PROJECT : QT8
Quanta Computer Inc.

Size Custom Document Number
SB700-STRAPS Rev 1A
Date: Tuesday, February 19, 2008 Sheet 16 of 45

IC CTRL(632P) 216-0707001-00(BGA)
VGA P/N : AJ070700T00




POWER
+PCIE_VDDR=1.2V
+VDD_MEM1.8V=1.8V
+VGA_CORE=1.0-1.1V - M62S, M71S
0.95-1.1V - M72S

VGA Core BPP
VGA Core VDDC

+1.8V PCIE_VDDR
+1.8V PCIE_PVDD
+1.8V VDDR1



3.3V_Delay VDDR3



PROJECT : QT8
Quanta Computer Inc.

Size Custom Document Number M7X/M8X_PCIE_Interface Rev 1A
Date: Tuesday, February 19, 2008 Sheet 17 of 45






CONFIGURATION STRAPS

PIN	DESCRIPTION OF DEFAULT SETTINGS	M82-S
GPIO0	PCIE FULL TX OUTPUT SWING	0
GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	0
GPIO5	Allows either PCIE 2.5GT/s or 5GT/s operation	REV
VIP3	ENABLE HD AUDIO (M8X-M)	1
GPIO8	ENABLE HD AUDIO (M82-S)	1
HSYNC	ENABLED HDMI	1


Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1


It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.



SI-1 Modified -- follow AMD reference schematic change for reduce leakage to VDDR3 BUS





PROJECT : QT8
Quanta Computer Inc.




PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number M7X/M8X_Power_and_NC	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 20	of 45



MEMORY INTERFACE


SI-1 modified --
for support
1Gbit VRAM (64M
x 16)






PROJECT : QT8
Quanta Computer Inc.

Size B	Document Number M7X/M8X/MEM_Interface	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 21	of 45







DDR2 BGA MEMORY




1. If LCD connector near GPU, then place these series Resistors near GPU
2. If LCD connector near N/B, then place these series Resistors near N/B




UMA/DISCRETE select for HDMI



UMA AND DISCRETE HDMI I2C SELECT
Close to HDMI Connector



CRT PORT






NB5/RD5

PROJECT : QT8
Quanta Computer Inc.

Size
CustomDocument Number
CRTRev
1A

Date: Tuesday, February 19, 2008 Sheet 24 of 45






D3E :
mode 1 : when card device insert can wake up card reader chip
mode 2 : need to use pin16 to wake up card reader device

D3E_WAKEN pin : out put low 1ms can wake up system when system into D3E mode 2

SI-2 modified - for Jmicron updae

Q69 for power leakage concern


D3E_WAKEN pin : out put Hi into D3E mode
out put low normal mode



AUDIO AMPLIFIER

SI-2 Modified -- remove C621/C623


LIN-, RIN- and LIN+, RIN+ swap for BOBO noise on PV



6017A2 Gain Table


GAIN0	GAIN1	AV	RIN
0	0	6dB	90K
0	1	10dB	70K
1	0	15.6dB	45K
1	1	21.6dB	25K

PC-BEEP




MUTE_LED


Low --> un-MUTE
High --> Mute



Acceleration sensor






SGT-LIS302DLTR interrupt pin default is low / active Hi, BIOS need to programming 22h to change status from active Hi to low




PROJECT : QT8
Quanta Computer Inc.




Size Custom	Document Number AMP_TPA6017/INT SPK	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 28 of 45	




LED PWR CONTROL






Del R380
Change R381 to 100
Add R766, R817, R818,
R819
LED PWR control no-stuff
on PV



$$I = \frac{V_{cc} - V_f}{R}$$








Power domain chart

	RTL8111B / RTL8101E	RTL8111C RTL8102E
LANVCC	3.3V	3.3V
LAN_D1.8	1.8V	1.2V
LAN_A1.8	1.8V	1.2V
LAN_D1.5	1.5V	1.2V




PROJECT : QT8
Quanta Computer Inc.


Size Custom	Document Number LAN Power	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 32 of 45	

SATA CD-ROM


SI-2 Modified footprint -- Modify 12/27



Del L90 direct on PV




SI-2 Modified footprint -- Modify 固定孔 Size as SMT request



+5V: 2 A(4 Pin)
+3V: 2 A(4 Pin)
Gnd : (5 Pin)


Del R578 direct on PV




NEWCARD

NEWCARD (PCIEXPRESS*1 + USB*1)




SI-1 modified -- change footprint CN17 #31,32 as ME request for Hole pad change




R258 SI-2 remove --internal pull hi



R5538 NEW CARD POWER SWITCH	
pin name	pull hi/low
CPPE#	internal pull up to AUXIN
SYSRST#	internal pull up to AUXIN
CPUSB#	internal pull up to AUXIN
PERST#	a logic level power good
SHDN#	internal pull up to AUXIN
RCLKEN	internal pull up to AUXIN
OC#	over current status
STBY#	internal pull up to AUXIN



follow AMD schematic




SI-2 modified -- EPRESS_PLTRST# is 3V55 power rail, Maybe can remove NAND GATE



PROJECT : QT8
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
	NEW CARD/SATA ODD/SATA HDD	
Date: Tuesday, February 19, 2008	Sheet 33 of 45	

34




-
- Figure 1 shows the pin connections for the 16-channel module. The connections are as follows:
- | Pin | Channel | Rating |
|------|---------|------------|
| MY5 | C379 | 220P/50V 4 |
| MY6 | C833 | 220P/50V 4 |
| MY7 | C375 | 220P/50V 4 |
| MY3 | C834 | 220P/50V 4 |
| MY8 | C376 | 220P/50V 4 |
| MY9 | C403 | 220P/50V 4 |
| MY11 | C830 | 220P/50V 4 |
| MY1 | C373 | 220P/50V 4 |
| MY4 | C836 | 220P/50V 4 |
| MY0 | C381 | 220P/50V 4 |
| MX7 | C384 | 220P/50V 4 |
| MX0 | C378 | 220P/50V 4 |
| MX5 | C382 | 220P/50V 4 |
| MX1 | C385 | 220P/50V 4 |
| MX4 | C402 | 220P/50V 4 |
| MX6 | C383 | 220P/50V 4 |
| MX3 | C837 | 220P/50V 4 |
| MX2 | C380 | 220P/50V 4 |
| MY12 | C832 | 220P/50V 4 |
| MY13 | C374 | 220P/50V 4 |
| MY14 | C831 | 220P/50V 4 |
| MY15 | C372 | 220P/50V 4 |

KEYBOARD PULL-UP



SI-2 Modified 12/27




- SI-2 Modified

Diagram illustrating the power and signal connections for the CAP SW BOARD:

- Power Connections:**
 - +3VPCU** is connected to the board through a capacitor **C75** (0.1uF/10V_4).
 - The board is connected to **5V_4** and **10P/50V_4** (C904).
 - A capacitor **C621** (10P/50V_4) is connected to ground.
- Signal Connections:**
 - MBCLK** (pin 35,44) is connected to the board.
 - MBDATA** (pin 35,44) is connected to the board.
 - IC2_INT** (pin 35) is connected to the board.
 - NUMLED#** (pin 35) is connected to the board.
- Board Connector:**
 - CN8 CAP SW BOARD** is a 9-pin connector with pins 1 through 9.

1. +3VPCU
2. MBCLK
3. MBDATA
4. CAP_INT
5. GND
6. NUM LOCK LED
7. +5V
8. ESB_CLK
9. ESB_DAT

```
PV modified:
CN8 update type
Add L57, L77, C904, C621 for ESB
Del R104, R103
```




PROJECT : QT8
Quanta Computer Inc.


Size Custom	Document Number LED/KEYBOARD/SW	Rev 1A
Date: Tuesday, February 19, 2008		Sheet 34 of 45

Mini PCI-E Card 1 WLAN

SI-2 modified --Change Library to MIPCI-C-1775861-52P-LDV-QT6



Mini PCI-E Card 2 TV tuner card



SI-2 modified --Change Library to MIPCI-E-P04-FJ504-170-52P-QT6








PROJECT : QT8
Quanta Computer Inc.




Size Custom	Document Number Mini CARD X 3	R
Date: Tuesday, February 19, 2008	Sheet 36 of 45	

CABLE DOCK

support 6A 200mils
CX000480005



CPU FAN



 +5VPCU 27,28,34,35,39,40,41,42,43
 +3VPCU 5,12,23,29,30,34,35,37,40,41,42,44
 +3VSS 13,25,30,36,39,41,43
 +3VSS 5,7,12,13,14,15,16,23,26,33,43
 +5VSS 23,30,35,37,43
 +5V 5,15,20,23,24,25,27,28,29,30,33,36,37,39,42,43
 +LANVCC

+5VPCU
C/C: 8A
P/C: 10A

TON: 5V / 3.3V
GND = 400 / 500KHz
REF = 400 / 300KHz
VCC = 200 / 300KHz

Place these C.
close to FETs

+3VPCU
C/C: 8A
P/C: 10A

SI-1 Modified
-ECAP6_3X6_1-7_2-QT8

+3V
6.76A

S0-S1

+3VS5
0.5A

S0 - S5

+3VSUS
1.84A

S0-S3

+5VSUS
4.5A

S0-S3

+LANVCC
0.27A

For EMI-SI

+5V
4.31A

5,15,20,23,24,25,27,28,29,30,33,36,37,39,42,43

USD 4 PQ23
SL4800BDV

PC194 +5VSUS 23,30,35,37,43

5,7,12,13,14,15,16,23,26,33,43 +3VS5     +3VSUS  +3VSUS 13,25,30,36,39,41,43

+3VLAVCC


> +3VLAVCC 31,32,43

PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number +5V/+3V(ISL6237)	Rev 1A
Date: Tuesday, February 19, 2008		Sheet 38 of 45

$$T_{on} = 3.85 \cdot R_{TON} \cdot V_{OUT} / (V_{IN} - 0.5)$$

$$\text{Frequency} = V_{out} / (V_{IN} \cdot T_{ON})$$




PROJECT : QT8
Quanta Computer Inc.

Size B	Document Number +1.2V & +1.1V(RT8204)	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 39 of 45	

ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X

VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8



+2.5V 3
+1.8VSUS 3,4,5,6,7,40,42,43

$I_{lim}(\text{Valley}) = 10\mu A * R_{ILIM} / R_{DS_ON}$
For OCP set.

+1.8VSUS
23.65A
S0-S3

$R_a = (V_{out} - 0.75) / 0.75 * R_b$
 R_b value from 100K to 300K ohm

+0.9VSMVT
2.25A
S0-S3

Mode	Discharge Mode
V5IN	No discharge
VDDQ	Tracking discharge
Gnd	Non-tracking discharge

$$V_{TRIP}(mV) = R_{TRIP}(Kohm) * 10(\mu A)$$


$$I_{OCP} = V_{trip} / R_{ds_on} + I_{Ripple} / 2$$

VDDQSET	VDDQ(V)	VTTREF and Vtt	Note
GND	2.5	$V_{_vddqsns} / 2$	DDR
V5IN	1.8	$V_{_vddqsns} / 2$	DDR2
FB	adjustable	$V_{VDDQSNS} / 2$	$1.5V < VDDQ < 3V$



PROJECT : QT8
Quanta Computer Inc.


Size	Document Number	Rev
Custom	1.8VSUS/DDR_VTER/+1.8V/2.5V	1A
Date:	Tuesday, February 19, 2008	Sheet 41 of 45



SI-1 Modified - can remove +1.35V for AMD update

0.5A

S0-S1




20,27,35,39,42,44

MAINON


2

PQ30

PDK144EU



38



38

LAN_ON

For Discrete Only

35,42 S5_ON

+VIN

PR186 1M_4

PR187 1M_4

PQ38 PDK144EU

+3VS5

PR185 *22_8

PQ37 *2N7002E-G

+12VALW

PR184 1M_4

PQ36 2N7002E-G

S5_OND

PC123 *2200P/50VB_4

S5_ONG

38

20,27,35,39,42,44 MAINON

42 VCORE_PG

PR170 *0_4

PR169 0_4

PQ25 PDK144EU

+VIN

PR171 1M_4

PR168 1M_4

PQ26 *2N7002E-G

+1.8V

PR173 *22_8

+12VALW

PR177 1M_4

PQ28 2N7002E-G

PC120 *2200P/50VB_4

1.8V_OND

41

NB5/RD5

PROJECT : QT8
Quanta Computer Inc.


Size
Custom






Document Number

DISCHARGE

Rev
1A

Date: Tuesday, February 19, 2008 Sheet 43 of 45





PROJECT : QT8
Quanta Computer Inc.

Size Custom	Document Number Power control	Rev 1A
Date: Tuesday, February 19, 2008	Sheet 45 of 45	