

PCB STACK UP

8L Dis.

Jones/Cujo BLOCK DIAGRAM

01

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN2
LAYER 4 : SGND1
LAYER 5 : SVCC
LAYER 6 : IN2
LAYER 7 : SGND2
LAYER 8 : BOT

Cable Docking
VGA
RJ-45
CIR/Pwr btn
SPDIF Out
Stereo MIC
Headphone Jack
USB Port
VOL Cntr
PAGE 36

SYSTEM CHARGER(ISL6251AHAZ-T)
PAGE 37


SYSTEM POWER ISL6237IRZ-T
PAGE 38

DDR II SMD DR VTERM
1.8V/1.8VSUS(TPS51116REG)
PAGE 42

VCCP +1.5V AND GMCH
1.05V(RT8204)
PAGE 39


VGACORE(1.025V)Oz8119
PAGE 41

CPU CORE ISL6262A
PAGE 40





PROJECT : UT3/5
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Block Diagram	PV
Date: Monday, October 20, 2008	Sheet 1 of 43	



0=UMA
1 = External V_{GA}





27M_SEL PIN13	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	SRCT1/LCDT_100	SRCT1/LCDT_100
1 = External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS


The diagram shows the electrical connections for the CPU_BSEL0, CPU_BSEL1, and CPU_BSEL2 pins. Each pin is connected to a pull-up resistor (R321, R314, R322, R281) to +1.05V and a pull-down resistor (R321, R316, R278) to ground. The pull-up resistors are 1K/5.4 and the pull-down resistors are 0.4/5. The diagram also shows the connection to MCH_BSEL0, MCH_BSEL1, and MCH_BSEL2 pins.

CK505 QFN64


ICS	ICS9LPRS355BKLF	ALPRS355000
Silego	SLG8SP513VTR	AL8SP513000
Realtek	RTM875N-606-VD-GR	AL000875000
SPECTRALINEAR	SL28541BOCT	AL028541000

FSC	FSB	FSA	CPU	SRC	PC
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33









DDR CLK/ CONTROL/ COMPENSATION

SA_CLK_0 AP24 M_A_CLK0 [10]
 SA_CLK_1 AT21 M_A_CLK1 [10]
 SB_CLK_0 AV24 M_B_CLK0 [10]
 SB_CLK_1 AU20 M_B_CLK1 [10]
 SA_CLK#_0 AR24 M_A_CLK0# [10]
 SA_CLK#_1 AR21 M_A_CLK1# [10]
 SB_CLK#_0 AU24 M_B_CLK0# [10]
 SB_CLK#_1 AV20 M_B_CLK1# [10]
 SA_CKE_0 BC28 M_A_CKE0 [10,11]
 SA_CKE_1 AY36 M_B_CKE0 [10,11]
 SB_CKE_0 BB36 M_B_CKE1 [10,11]
 SB_CKE_1 BA17 M_B_C#0 [10,11]
 SA_C#_0 AY16 M_B_C#1 [10,11]
 SA_C#_1 AV16 M_B_C#0 [10,11]
 SB_C#_0 AR13 M_B_C#1 [10,11]
 SB_C#_1 BA17 M_B_C#0 [10,11]
 SA_ODT_0 RO17 M_A_ODT0 [10,11]
 SA_ODT_1 AY17 M_B_ODT0 [10,11]
 SB_ODT_0 BF15 M_B_ODT1 [10,11]
 SB_ODT_1 AY13 M_B_ODT0 [10,11]
 SM_RCOMP SM_RCOMP# R219 80.6/ F 4
 SM_RCOMP# BH21 SM_RCOMP# R209 80.6/ F 4
 SM_RCOMP_VOH BF28 SM_RCOMP_VOH
 SM_RCOMP_VOH BH28 SM_RCOMP_VOH
 SM_VREF SM_VREF SM_P#0K MCH
 SM_P#0K AV42 +0.9VSM/P#REF R237 10K/ F 4
 SM_REXT BF17 SM_REXT R207 499/ F 4
 SM_DRAMRST# CP TP SM_DRAMRST# TP34
 DPLL_REF_CLK B38 DREFCLK [2]
 DPLL_REF_CLK A38 DREFCLK [2]
 DPLL_REF_SSCCLK F41 DREFSSCLK [2]
 DPLL_REF_SSCCLK F41 DREFSSCLK [2]
 PEG_CLK PEG_CLK# F43 CLK_PCIE_3GPLL [2]
 PEG_CLK# F43 CLK_PCIE_3GPLL# [2]

CLK

DMI_RXN_0 AE41 DMI_TXN0 DMI_TXN[3:0] [22]
 DMI_RXN_1 AE37 DMI_TXN1
 DMI_RXN_2 AE47 DMI_TXN2
 DMI_RXN_3 AH39 DMI_TXN3
 DMI_RXP_0 AE40 DMI_TXP0 DMI_TXP[3:0] [22]
 DMI_RXP_1 AE38 DMI_TXP1
 DMI_RXP_2 AE48 DMI_TXP2
 DMI_RXP_3 AH40 DMI_TXP3
 DMI_TXN_0 AE35 DMI_RXN0 DMI_RXN[3:0] [22]
 DMI_TXN_1 AE43 DMI_RXN1
 DMI_TXN_2 AE46 DMI_RXN2
 DMI_TXN_3 AH42 DMI_RXN3
 DMI_TXP_0 AD35 DMI_RXP0 DMI_RXP[3:0] [22]
 DMI_TXP_1 AE44 DMI_RXP1
 DMI_TXP_2 AE46 DMI_RXP2
 DMI_TXP_3 AH43 DMI_RXP3

DMI

ME

GFX_VID_0 B33 GFXVR_VID 0 TP66
 GFX_VID_1 B32 GFXVR_VID 1 TP65
 GFX_VID_2 E33 GFXVR_VID 2 TP33
 GFX_VID_3 F33 GFXVR_VID 3 TP31
 GFX_VID_4 E33 GFXVR_VID 4 TP30
 GFX_VR_EN C34 GFXVR_EN TP67

GRAPHICS VID

CL_CLK AH37 CL_CLK0 [23]
 CL_DATA AH36 CL_DATA0 [23]
 CL_P#0K AN36 ECPWROK [4,23,34]
 CL_VREF A35 CL_RST#0 [23] MCH_CLVR#

MISC

DDPC_CTRLCLK N28 DDPC_CTRLCLK TP27
 DDPC_CTRLDATA N28 DDPC_CTRLDATA TP26
 CS8 CS8 SDVO_CLK [20]
 E36 SDVO_DATA [20]
 F36 CLK_MCH_OE# [2]
 H36 CLK_MCH_SYNC# [2]
 TSATN# B12 MCH_TSATN R200 56.2/ F 4

HDA

B28 HDA_BCLK
 B30 HDA_RST#
 B29 HDA_SDI
 C23 HDA_SDO
 A28 HDA_SYNC

IO	Signal	IO	Signal
	L_BKLT_CTRL L_BKLT_EN L_CTRL_CLK L_CTRL_DATA L_DDC_CLK L_DDC_DATA L_VDD_EN LVDS_IBG LVDS_VBG LVDS_VREFH LVDS_VREFL LVDSA_CLK# LVDSA_CLK LVDSB_CLK# LVDSB_CLK LVDSA_DATA#_0 LVDSA_DATA#_1 LVDSA_DATA#_2 LVDSA_DATA#_3 LVDSA_DATA_0 LVDSA_DATA_1 LVDSA_DATA_2 LVDSA_DATA_3 LVDSB_DATA#_0 LVDSB_DATA#_1 LVDSB_DATA#_2 LVDSB_DATA#_3 LVDSB_DATA_0 LVDSB_DATA_1 LVDSB_DATA_2 LVDSB_DATA_3	LVDS	
	TVA_DAC TVB_DAC TVC_DAC TV_RTN TV_DCONSEL_0 TV_DCONSEL_1	TV	
	CRT_BLUE CRT_GREEN CRT_RED CRT_IRTN CRT_DDC_CLK CRT_DDC_DATA CRT_HSYNC CRT_TVO_IREF CRT_VSYNC	VGA	

[illegible]


For UMA HDMI Function

The diagram illustrates the signal connections for the UMA HDMI Function. It shows five pairs of signals connected to the HDMI controller:

- PEG TX0** (RP58) and **PEG TX0#** (RP59) connect to **IN_D2** and **IN_D2#** via ***4P2R-S-0** components.
- PEG TX1** (RP59) and **PEG TX1#** (RP60) connect to **IN_D1** and **IN_D1#** via ***4P2R-S-0** components.
- PEG TX2** (RP60) and **PEG TX2#** (RP61) connect to **IN_D0** and **IN_D0#** via ***4P2R-S-0** components.
- PEG TX3** (RP61) and **PEG TX3#** (RP62) connect to **IN_CLK** and **IN_CLK#** via ***4P2R-S-0** components.


Below the connections, the text indicates that components **C416, C423, C440, C431** and **C419, C418, C430, C424** need to be installed for GM.

The circuit diagram shows a level shifter for the **HDMI_HPD#** signal. The input is **HDMI_HPD#** at a level of 0.9V. The signal passes through a resistor **R552** (20K/F_4) to the input of a buffer **Q31** (ME2N7002B). The output of the buffer is connected to **R550** (7.5K/F_4), which then connects to the **HDMI_HPD#** output. The input of the buffer is also connected to **R558** (100K/F_4) to ground.




PROJECT : UT3/5
Quanta Computer Inc.








Size Custom	Document Number Cantiga DDR2 3/5	Rev PV
Date: Monday, October 20, 2008	Sheet 7 of 43	



PROJECT : UT3/5
Quanta Computer Inc.


Size	Document Number	Rev
Custom	Cantiga Vcc 4/5	PV
Date: Monday, October 20, 2008	Sheet 8 of 43	








DDRII DUAL CHANNEL A, B.

DDRII A CHANNEL




Layout note: Place one cap close to every 2 pullup resistors terminated to SMDR_VTERM

DDRII B CHANNEL



M_B_A[14..0] M_B_A[14..0] [7..10]
M_A_A[14..0] M_A_A[14..0] [7..10]




+0.9VSMVTT [42]
+3V [2,4,6,9,10,12,14,15,19,20,21,22,23,24,25,26,27,28,29,30,32,33,34,35,36,40,43]





PROJECT : UT3/5
Quanta Computer Inc.


Size Custom	Document Number DDR2 termination	Rev PV
Date: Monday, October 20, 2008	Sheet 11 of 43	







GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOTPLUG
1	IN	N/A	SECONDARY DVI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	FBVDD VID0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL OR HDMI_CEC
14	OUT	HIGH	PS CONTROL



	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

	Logical	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	XCLK_27	TVMODE[2]	TVMODE[1]	TVMODE[0]
ROM_SCLK	PCI_DEVICE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM100
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]

PCI DEVID: STRAP2 R554

NB9M-GE	0x06E	8	1000	PU	5K
NB9M-GS	0x06E	9	1001	PU	10K
NB9P-GE2	0x064	8	1000	PU	5K
NB9P-GS	0x064	9	1001	PU	10K

CS33012FB18	RES CHIP 30.1K 1/16W +-1%(0402)
CS33572FB13	RES CHIP 35.7K 1/16W +-1%(0402)
CS34532FB18	RES CHIP 45.3K 1/16W +-1% (0402)


RAM ID: ROM_SI R585

32M*16	SAM	0101	PD	30.1K
	QIM	0110	PD	35.7K
	HYN	0111	PD	45.3K
64M*16	HYN	0000	PD	5K
	SAM	0001	PD	10K




PROJECT : UT3/5
Quanta Computer Inc.


Size C	Document Number NV9X (GPIO & STRRAPS) 4/5	Rev PW
Date: Monday, October 20, 2008	Sheet: 15 of 43	



VGA THERMAIL CIRCUIT





HDCP ROM



NB9X VRAM Configuration Table

RAM_CFG[3:0]	DESCRIPTION	Vendor
0111	DDR2 32Mx16x8, 128bit, 512MB	Hynix
0110	DDR2 32Mx16x8, 128bit, 512MB	Qimonda
0101	DDR2 32Mx16x8, 128bit, 512MB	Hyundai
other	Reserved	Samsung
0000	DDR2 64Mx16x4, 128bit, 512MB	Hynix
0001	DDR2 64Mx16x4, 128bit, 512MB	Samsung



NVVDD Decoupling



**Follow Design Guide DG-03276-001 4.7uFx3
and 0.47x10 uF instead of 0.1uF x10**


NB9M: VGACORE +0.90V (Normal) , +1.09V

power up sequence




PROJECT : UT3/5
Quanta Computer Inc.

Size Custom	Document Number NV9X (POWER & GND) 5/5	Rev PV
Date: Monday, October 20, 2008		Sheet 16 of 43



CS14752FB11 RES CHIP 475 1/16W +/-1%(0402)

(By pass capacitor)



[13] VMA_DQ[63..0]  

[13] VMA_DM[7..0]  

[13] VMA_WDQS[7..0]  


[13] VMA_RDQS[7..0]  

256Mb : AKD5JGAT^05
512Mb : AKD59G-T^01




PROJECT : UT3/5
Quanta Computer Inc.

Size Custom	Document Number NV9X VRAM-1(GDDR2 BGA84)	Rev PV
Date: Monday, October 20, 2008	Sheet 17 of 43	



DB modified



SI Build

DB modify




PROJECT : UT3/5
Quanta Computer Inc.





NV9X VRAM-2(GDDR2 BGA84)

Date: Monday, October 20, 2008	Sheet 18 of 43
--------------------------------	----------------

Samsung
Qimonda
Hynix



CS14752FB11 RES CHIP 475 1/16W +-1%(0402)





NB9P-GE2/NB9P-GS/NB9M: 50% FBVDD
NB9M-GE:50% , R133(1K)

DB modified

DB modified







NB9P-GE2/NB9P-GS/NB9M: 50% FBVDD
NB9M-GE: 50% ,R632 (1K)



DB modified

DB modified

1. If LCD connector near GPU, then place these series Resistors near GPU
2. If LCD connector near N/B, then place these series Resistors near N/B




CRT PORT


Change Layout footprint to dsb-070546fr015sx68zr-15p-v

Change ESD protection to +5V

CRT SWITCH




inputs	/E SET	function
L	L	Y - port 0
L	H	Y - port 1
H	X	Disconnect



HDMI PORT


DFHD19MR021



for EMI request

PROJECT : UT3/5
Quanta Computer Inc.

For UMA HDMI function







EQUALIZATION SETTING
PC1:CFG0=0.0 8dB
PC1:PC0=0.1 4dB Recommended
PC1:PC0=1.0 12dB
PC1:PC0=1.1 0dB

SCL2/SDA2 Low-level input/output Voltage
CFG1:CFG0=0.0 VIL:<0.4V VOL:0.6V (Default)
CFG1:CFG0=0.1 VIL:<0.36V VOL:0.55V
CFG1:CFG0=1.0 VIL:<0.44V VOL:0.65V
CFG1:CFG0=1.1 VIL:<0.36V VOL:0.6V


*PI3VDP411LSZDE

EXPRESS CARD (NEW CARD)



Size Custom	Document Number ICH9-M PCIE 2/4	Rev PV
Date: Monday, October 20, 2008		Sheet 22 of 43



[2,4,6,9,10,11,12,14,15,19,20,21,22,24,25,26,27,28,29,30,32,33,34,35,36,40,43] +1.5V
 [4,9,21,22,24,26,32,33,35,39,43] +3V
 [21,22,24,32,43] +3VS5
 [29,35,39,40,41,43] +3VSUS



PROJECT : UT3/5
Quanta Computer Inc.







Size Custom	Document Number ICH9-M Power 4/4	Rev PV
----------------	--	-----------





JMB 380 Note:

SD/MMC	MS	XD
MDIO0	SD DAT0	MS D0
MDIO1	SD DAT1	MS D1
MDIO2	SD DAT2	MS D2
MDIO3	SD DAT3	MS D3
MDIO4	SD CMD	MS BS
MDIO5	SD CLK	MS SCLK
MDIO6	SD WP	MS SCLK
MDIO7	SD DAT4	MS D4
MDIO8	SD DAT5	MS D5
MDIO9	SD DAT6	MS D6
MDIO10	SD DAT7	MS D7
MDIO11	SD RE#	MS R#
MDIO12	SD R/B#	MS ALE
MDIO13	SD1 LED#	MS1 LED#
MDIO14	SD1 PCTL#	MS1 PCTL#
CR1_PCTLN	SD1 PCTL#	MS1 PCTL#
CR1_CD0	SD1 CD#	MS1 CD#
CR1_CD1	SD1 CD#	MS1 CD#

5 IN1 CARD READER
XD, MMC/SD, MS/MSP

PROJECT : UT3/5
Quanta Computer Inc.


Size	Document Number	Rev
Custom	RTS5158 & CR SOCKET & HOLE	PV
Date: Monday, October 20, 2008	Sheet 25 of 43	



AUDIO AMPLIFIER


Swap Audio input source as Speaker Bo noise issue

27




Accelerometer Sensor

S6T-LIS302DLTR interrupt pin default is low / active Hi, BIOS need to programming 22h to change status from active Hi to low



Pin 12: Low 38hex
Pin 12: unconnected/floating 3Ahex




PROJECT : UT3/5
Quanta Computer Inc.

Size Custom	Document Number AMP_TPA6017/Accelerometer	Rev PV
Date: Monday, October 20, 2008 Sheet 27 of 43		


EQ FOR SUBWOOFER

28




Change 4EQ to 2EQ

MODEL	UT5
R316	60.4K/F_6
R319	60.4K/F_6
R330	60.4K/F_6
R314	60.4K/F_6
C509	0.027U/25V_6
C510	0.027U/25V_6
C529	0.027U/25V_6
C543	0.027U/25V_6




Sub-Woofer power

GAIN1	GAIN0	dB
0	0	12
0	1	18
1	0	23.6
1	1	36




BLUETOOTH




USB fingerprint CON


1. ESD GND
 2. SYSTEM GND
 3. USB-
 4. USB+
 5. USB PWR(+3V)
- Change CN12 to BL123-05R-5P-L-QT6-A
Add U47 for Finger print USB signal



LEFT SIDE USBX1 and E-SATA/USB COMBO



RIGHT SIDE USBX2




29

SI modified


usb-020173mr004s51-4p-r-h-ut3

USB & ESATA




USB CAMERA /DIGITAL MIC CONNECT

SI-2 Build CN9
Change Footprint to 88266-0600-6P-L-QT8




Add for EMI solution




$$V_{out} = 1.25(1 + R1/R2)$$

LED




LED PWR CONTROL




PROJECT : UT3/5
Quanta Computer Inc.

Size	Document Number	Rev
Custom	BT/WC/FT/TS/ESATA/USB	PV
Date: Monday, October 20, 2008	Sheet 29 of 43	

E : Stuffed for 8101E/8102E(10/100)




for 93C56 used. NC if 93C46 is used.




```
if ISOLATEB pin
pull-low, the LAN
chip will not drive
it's PCI-E outputs
( excluding
PCIE WAKE# pin )
```

Swap PCIE from Port 6 to PCIE Port 1



1. Delete R264 (For 8111B)
2. Delete R650 and T28
3. Delete R651 and U18#33 for 8111B support
4. Delete R231 as RSET
5. Delete R242,R243,R244,R245,C394,C395 8101E support



DB0AT9LAN05

DB0ZB1LAN04

T : Stuffed for RTL8111C(10/100/1000)

E : Stuffed for 8101E/8102E(10/100)

LANVCC
1.2W
364mA

Power trace Layout 寬度> 30mil

C454 .1U/10V_4 C475 .1U/10V_4 C477 .1U/10V_4 C399 .1U/10V_4

these CAP are for LAN CHIP LANVCC pins--16, 37, 46 and 53.placement close lan chip

+3V_A_LAN

C401 .1U/10V_4 C434 .1U/10V_4

these CAP are for LAN CHIP LAN_A3.3 pins-- 2 and 59.placement close lan chip

8111C CV-4706MN00
8102E CS00004JA40

For Giga must change L65 to Inductor (Chipset include switch power)
+CTRL18 will become to switch power phase

L54 for Giga lan use 4.7uH power choke
A>500mA tolerance ±15%

placement close to lan chipset

SI Build

L65 4.7UH_2016

+CTRL18

C884
*4.7U/6.3V_6

For 8102E

C931
10U/6.3V_8
SI build

C930
10U/6.3V_8
SI build

C881
4.7U/6.3V_6

C876
4.7U/6.3V_6

C878
.1U/10V_4

L63 *0.8/S

Power trace Layout 寬度> 30mil

+LAN_A1.8

C891
.1U/10V_4

C892
.1U/10V_4

C875
.1U/10V_4

C893
.1U/10V_4

these cap are for lan chip LAN_A1.8 pins--5, 8, 11 and 14. placement close chip

STUFF 100 ohm BEAD

R250 *0.8/S

+LAN_E1.8

C421
.1U/10V_4

C422
1U/6.3V_4

C422 Change to 1u for 8102E

these cap are for lan chip LAN_D1.8 pins, such as 22 and 28. placement close lan chip

Remove R250, L63, L66 -->For 8102E

L66 *0.8/S

Only For 8111C application

C422 change to 1uf

Power domain chart

	RTL8111C(P) RTL8102E
LANVCC	3.3V
LAN_D1.8	1.2V
LAN_A1.8	1.2V
LAN_D1.5	1.2V

+CTRL15

For 8102E

C474 .1U/10V_4 C479 .1U/10V_4 C459 .1U/10V_4 C456 .1U/10V_4 C472 .1U/10V_4 C461 .1U/10V_4 C476 .1U/10V_4 C415 .1U/10V_4 C478 .1U/10V_4 C400 .1U/10V_4


these cap are for lan chip LAN_D1.5 pins-- 15, 21, 32, 33, 38, 41, 43, 49, 52 and 58.placement close lan chip




PROJECT : UT3/5
Quanta Computer Inc.

Size A3	Document Number LAN Power	Rev PV
Date: Monday, October 20, 2008	Sheet 31 of 43	


SATA CD-ROM



SATA HDD CONNECTOR






SATA_2 CONNECTOR





NEWCARD

NEWCARD (PCIEXPRESS*1 + USB*1)




	Header	Housing
MLX	DFHD26MS012	DFHS26FR023
FOX	DFHD26MS013	DFHS26FR024
DGN	DFHD26MS017	DFHS26FR028

NB5	PROJECT : UT3/5 Quanta Computer Inc.		
	Size Custom	Document Number ODD/HDD/NEW CARD	Rev PV
	Date: Monday, October 20, 2008	Sheet 32 of 43	




1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND

POWER BOTTON CONNECT





POWER SW CONNECT




CAP SW CONNECT




1. +3VPCU
2. MBCLK
3. MBDATA
4. CAP_INT
5. GND
6. NUM LOCK LED
7. +5V_LED
8. ESB_CLK
9. ESB_DAT



KEYBOARD PULL-UP




clear ABS 758 resin for key cap.
7 LEDs for 15.4" (total LED current 140mA)
11 LEDs for 17" (Total LED current 220mA)





Change U20 layout footprint

to LQFP128-16X16-4-AA1



Mini PCI-E Card 1 WLAN


Delete R78 and tied the CN23#24 to R110 direction
Change CN23 layout footprint to MIPCI-AS0B223-S40N-7F-52P-QT6 as ME drawing




35

M/B Screw Hole





SI-2, h-e276x315d118p2



Mini PCI-E Card 3 TV Tuner




PROJECT : UT3/5 Quanta Computer Inc.			
Size Custom	Document Number MINI PCIE CONN X2 & HOLE	Rev PV	
Date: Monday, October 20, 2008	Sheet	35	of 43




For IDT Dolby functionality.

DB modified

[26] PR_INSERT#_IDT < PR_INSERT#_IDT R730 *0.4/SR_INSERT#



CPU FAN





Delete R57

FANPWR = 1.6*VSET


30 MIL

Gnd shape

G995 layout notice



Add Loss net(GND Net)




Change to Analog Gnd



PROJECT : UT3/5
Quanta Computer Inc.

Size	Document Number	Rev
Custom	CABLE DOCKING/FAN	PV
Date: Monday, October 20, 2008	Sheet 36 of 43	




DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+12V_ALW

**Place these CAPs
close to FETs**

**Place these CAPs
close to FETs**

5 Volt +/- 5%
Continue current: 5A
Peak current: 7.5A
OCV minimum 10A

3.3 Volt +/- 5%
Continue current:5A
Peak current:7.5A
OCP minimum 9A



SI modified EMI reserved




PROJECT : UT3/5
Quanta Computer Inc.

Size B	Document Number +5V/+3V (ISL6237)	Rev PV
Date: Monday, October 20, 2008		Sheet 38 of 43

VCCP1.05V & +1.5V

+1.05Volt +/- 5%
 Countinue current:7.5A
 Peak current:10A
 OCP minimum 15A



PROJECT : UT3/5
 Quanta Computer Inc.

Size	Document Number	Rev
B	+1.05V/+1.5V (RT8204)	PV
Date: Monday, October 20, 2008	Sheet 39 of 43	

VGA Core & VCC1.1

+1.1Volt +/- 5%
 Countinue current:17.54A
 Peak current:22.8A
 OCP minimum 23A

PC174

0.22U --> 3ms
 1U --> 15ms

SI build

SI Build

22.8A 800 mils


Add for NB9P-GS

Add for NB9P-GS

NB9M-GE:PR55=158Kohm(CS41582FB14),PR203=287Kohm(CS42872FB13)
 NB9P-GS:PR55=158Kohm(CS41582FB14),PR203=340Kohm(CS43402FB10)

VGA_GPI06	V_PWRCNTL		NB9P-GS	NB9M-GE
X	Low	MAX BAT	0.89V	0.9V
X	Low	SD DVD	0.89V	0.9V
X	Low	HD DVD	0.89V	0.9V
X	High	MAX PERF	1.05V	1.09V

For UMA Only



PROJECT : UT3/5
 Quanta Computer Inc.

Size B	Document Number	Rev PV
	VGA Core OZ8119	

Date: Monday, October 20, 2008 Sheet 41 of 43

