






LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1(High)
LAYER 4 : IN2(High)
LAYER 5 : SVCC
LAYER 6 : IN3(High)
LAYER 7 : SGND2
LAYER 8 : Bottom


SP9 BLOCK DIAGRAM








Sandy Bridge Processor (DDR3)










06




Cougar Point-M (PCI,USB,NVRAM)

Cougar Point-M (PCI-E,SMBUS,CLK)




PCI/USBOC# Pull-up(CLG)






PLTRST#(CLG)






PEG Clock detect (SG only)






SMBus/Pull-up(CLG)






CLK_REQ/Strap Pin(CLG)




PCIE Clock




SMBus/Pull-up(CLG)



SMBus/Pull-up(CLG)




Cougar Point (GPIO,VSS_NCTF,RSVD)



Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
SP9 2D	0	0	0	0	0	0
SP9 3D	0	0	0	0	0	1


8/2 SI Modify




Clock Gen Power OK (CLG)

3/26 DB del external clock generator.


MFG-TEST



SGPIO



GPIO Pull-up/Pull-down(CLG)



5/4 modify

Intel ME Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default) High = Enable

BIOS RECOVERY	High = Disable (Default) Low = Enable
---------------	--

SV_SET_UP
High = Strong (Default)

TEST DETECT
Low = Defau


DMI TERMINATION
VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)
--

FDI TERMINATION
VOLTAGE OVERRID

LOW - Tx, Rx terminated to same voltage

GFX Present



	SG	UM
Stuff	Ra	Rb
NC	Rb	Ra





PROJECT : SP9 (Huron River)
Quanta Computer Inc.


Size Custom	Document Number PCH 4/6 (GPIO/MISC)	Rev 1A
Date: Tuesday, August 10, 2010		Sheet 9 of 49

COUGAR POINT (POWER) 7/29 SI Modify for CRT noise


7/29 SI Modify for CRT noise




IBEX PEAK-M (GND)




IBEX PEAK-M (GND)







VREF DQ0 M2 Solution






Place these Caps near So-Dimm0.



VREF DQ0 M1 Solution



7/18 : Del M2 solution





7/18 : Del M2 solution


VREF DQ1 M2 Solution

Place these Caps near So-Dimm1.

VREF DQ1 M1 Solution






U41A




for DB2

U41H








5/6 DB add.

7/19 SI Modify remove R541/R51/C664/C50



For LVDS

reserver for internal thermal

PV change for EC request




5/20 add for AMD

PV Add CTF function.

3D support

3D support

Place VREFG Divider and CAP close to ASIC





5/6 DB add.

HDMI

3D support
eDisplay port

Mini-display port




MEM ID	3	2	1	0	Verona		
DVPDATA	3	2	1	0	GDDR5 Type	Configuration	Size
1	0	0	0	1	Samsung K4G10325FE-HC05 (4.0Gbps)	32*32 or 64*16 x 8 pcs	1G
2	0	0	1	0	Hynix H5GQ1H24AFR-TOC BGA (4.0Gbps)	32*32 or 64*16 x 8 pcs	1G
3	0	0	1	1	Hynix H5GQ2H24MFR-TOC BGA (4.0Gbps)	64*32 or 128*16 x 8 pcs	2G
4	0	1	0	0	Samsung K4G20325FC-HC05 (4.0Gbps)	64*32 or 128*16 x 8 pcs	2G


3D support

For CRT


27MHz + 100Mhz OSC Option



7/18: SI modify




Ext EEPROM



7/18: SI modify

Thermal Sensor

I2C ADDRESS:
9AH

PROJECT : SP9 (Huron River)
Quanta Computer Inc.


Size Custom	Document Number ATI M97(GND&Str&Ther)4/5	Rev 1A
Date: Tuesday, August 10, 2010	Sheet 17 of 49	

[2,6,7,8,9,10,12,13,14,24,25,26,27,28,29,30,32,33,34,35,36,37,40,41,43,45,47]


[15,16,18,19,26,42]

+3V

+3V_VGA



8/2: SI modify



Straps




Table 3-34 ROM Configurations

Manufacturer	Part Number	Size	CONFIG[2:0]
Atmel	AT25F512	512 kbit	001
	AT25F512A	512 kbit	010
	AT25F1024	1 Mbit	011
	AT25F1024A	1 Mbit	011
	AT25F2048	2 Mbit	011
	AT25F4096	4 Mbit	011
ST Microelectronics	M25P05A	512 kbit	100
	M25P10A	1 Mbit	101
	M25P20	2 Mbit	101
	M25P40	4 Mbit	101
	M25P80	8 Mbit	101
Silicon Storage Technology	SST25VF512	512 kbit	010
	SST25VF010	1 Mbit	011
	SST25VF020	2 Mbit	011
	SST25VF040	4 Mbit	011
Winbond Electronics Corporation	W45B512	512 kbit	110
	W45B012	1 Mbit	111
YMC	Y25LF05	512 kbit	010
	SA25C020	2 Mbit	011
PMC	Pm25LV512	512 kbit	100
	Pm25LV010	1 Mbit	101

Default



Strap Name	Pin Straps Description	Default Value
TX_PWRS_ENB	GPI00 GPIO[1:0]:Recommend to pulling up for PICE setting. GPIO_0:PCIE full TX output swing	
TX_DEEMPH_EN	GPI01 GPIO_1:PCIE Transmitter DE-EMPHASIS enabled	
BIF_GEN2_EN	GPI02 GPIO_2:System is using PCIE GEN1 can be let it NC(ASIC internal pull down) if Gen2 just pull up for PCIE 5GT/s support. (0=PCIE GNE1,2.5GT/s ; 1=PCIE GNE2,5GT/s)	
STRAP_BIF_CLK_PM_EN	GPI08	
CONFIG[3] CONFIG[2] CONFIG[1] CONFIG[0]	GPI09 GPI013 GPI012 GPI011	
BIOS_ROM_EN	GPI022 BIOS_ROM_EN(GPIO22)=1, then Config[2:0]=GPIO[13:12:11] defines the ROM type. (See table as below)	
AUDIO[0]	VSNC	
AUD(1)	HSNC	
VSYNC_DAC2	V2SYNC	
HSYNC_DAC2	H2SYNC	
	GENERICC	



PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number VGA Core/+1.8VGFx/1.0VGFX	Rev 1A
Date: Tuesday, August 10, 2010	Sheet 19 of 49	

1GB GDDR5 : CHANNEL A-0 (64M x 16)






NBS/RD2

PROJECT : SP9 (Huron River)
Quanta Computer Inc.



Size	Document Number	Rev
Custom	<Doc>	1A

Date: Tuesday, August 10, 2010 | Sheet 20 of 49

1GB GDDR5 : CHANNEL A-1 (64M x 16)



1GB GDDR5 : CHANNEL B-0 (64M x 16)












NBS/RDZ


PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size	Document Number	Rev
Custom	<Doc>	1A
Date: Tuesday, August 10, 2010		Sheet 22 of 49



1GB GDDR5 : CHANNEL B-1 (64M x 16)







CRT




for GPU

SI ME change Footprint


SI for ME change footprint

SI add for PCH hole





for CPU

Modify H5\H6, H11\H12\H13\H16\H17, H15 at 0506




HOLDS







SI change to TPA6130A2 and
modify sense circuit




SUBWOOFER


31

PV change R575 from 20K to 10K for HP request


SI add LDO for SUBWOOFER power



for PV




Sub-Woofer power




SI change type

GAIN1	GAIN0	dB
0	0	20
0	1	26
1	0	32
1	1	36

Change 4EQ to 2EQ



for DB2




MV add R317


+3V [2,6,7,8,9,10,12,13,14,17,24,25,26,27,28,29,30,32,33,34,35,36,37,40,41,43,45,47]
+5V_AVDD [29,30]
+VIN [25,39,40,41,42,43,44,45,46,48]

PROJECT : SP9 (Huron River)
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
SUBWOOFER (EQ & AMP.)		
Date: Tuesday, August 10, 2010	Sheet 31	of 49



SATA CD-ROM




E-SATA




SATA HDD #1

SI change pin define and footprint (the same AX)





SATA HDD #2


SI change pin define and footprint (the same AX)



Ext USB & Card Reader




Power Botton



1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND



Touch Pad Botton




Mini Display

35





FOR SG ONLY






PV Modify
change from non-stuff to stuff



8/5 SI modify



1. LEDVCC
2. LEDVCC
3. GND
4. GND




PROJECT : SP9 (Huron River)
Quanta Computer Inc.



Size Custom	Document Number KB/LED/POWER CONN	Rev 1A
Date: Tuesday, August 10, 2010	Sheet 35 of 49	

Mini PCI-E Card 1
WLAN


7/29 SI Modify for RF




PV non-stuff




CPU FAN




G995 layout notice



LED





UPD720200F1-DAK-A

SI for external USB 3.0 48M


7/27 SI Modify

USB 3.0

PV modify add pin 13 to GND, change pin11 to dummy

Clock select signal	
USB3_0_CSEL	High = External 48Mhz Low = 24MHz X'tal

AT25F512A or AT25F512B (Atmel)
MX25L512 (Macronix)






NBS/RD2



PROJECT : SP9 (Huron River)
Quanta Computer Inc.


Size	Document Number	Rev
Custom	USB3.0	1A

Date: Tuesday, August 10, 2010 Sheet 38 of 49





Size Custom	Document Number +1.05V/+1.8V (RT8204C)	Rev 1/
Date: Tuesday, August 10, 2010	Sheet 41	of 46






+1.5V Volt +/- 5%
Countinue current:9A
Peak current:12A
OCP minimum: 15A



Note: VID[0:5]=011000=0.95V VID[0:5]=011010=0.9V



Granville LP Setting	
CTRL0	Vo
0	0.95
1	0.9




+VGACORE +/- 5%
Countinue current:27A
Peak current:45A
OCP minimum 50A

Iocset*Roc=Iocp*Rdroop
R23=Roc=30A*1m Ohms/10uA ~ 3K
Where :
Rdroop is AMD spec : -1 m Ohms
Iocp is desire over current
Iocset is recommendation 10uA from Rbias

Close to Phase 1 Inductor


Panasonic
ERT-J1VR103FA

Parallel



PROJECT : SP9 (Huron River)
Quantia Computer Inc.


Size Custom	Document Number DDR3 (RT8207)	Rev 1A
Date: Tuesday, August 10, 2010 Sheet 44 of 46		




TOP DC_JACK
65W/90W


For EMI test only no stuff


Do Not add test pad on BATDIS_G signal



- 1.Alert trace routing between data and clock trace
- 2.Refer to ground
- 3.Keep out 20 mils







Vender	Size	P/N
EON	128KB	AKE37ZN0Q01 (EN25F40-100HIP)
Winbond	128KB	AKE35FN0N00 (W25X10BVSIG)
	512KB	AKE37FN0N01 (W25X40BVSSIG)
Socket		DG008000031