

PCB STACK UP
12L Dis.

SP7(Nikita) BLOCK DIAGRAM PV

01

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(High)
LAYER 5 : SGND
LAYER 6 : IN3(High)
LAYER 7 : SVCC1
LAYER 8 : SVCC2
LAYER 9 : IN4
LAYER10 : IN5(High)
LAYER11 : GND
LAYER12 : BOT

A Channel

DDR3-SODIMM1
DDR3-SODIMM2
PAGE 13, 14

B Channel

DDR3-SODIMM3
DDR3-SODIMM4
PAGE 15, 16

USB3.0
Port x2
PAGE 26

NEC USB3.0
Controller
PAGE 26

Intel Clarksfield

CPU 45Watt
4 Core
(rPGA 989)
PAGE 3-6

VRAM DDR3*8
(1Gb)
PAGE 23-24

ATI
M97/Broadway/Madison
(128bit)
(FCBGA)
962p 29X29mm
PAGE 18-22

HDMI CON
(1920*1200)
PAGE 25

LCD CONN for
dual channel
(15.6")
PAGE 25

DMI*4

PCH 3.5Watt
Platform
Controller
Hub
PAGE 7-12

SATA 2.5" HDD
SATA 1.8" SSD1
PAGE 30

SATA 1.8" SSD2
PAGE 30

E-SATA(USB2.0)
PAGE 26

Accelerometer
LIS3LV02DL
PAGE 31

Keyboard Touch Pad
Light Sensor
PAGE 31

GMT G9931P1U
SYSTEM/VGA FAN
PAGE 27

SPI
(SYSTEM BIOS)
PAGE 33

BATTERY SELECTOR
PAGE 42

SYSTEM CHARGER(BQ24704)
PAGE 41

SYSTEM POWER ISL6237IRZ-T
PAGE 35

DDR III SMDDR_VTERM
1.8V/1.8VSUS(VT356/VT357)
PAGE 39

VCCP +1.5V AND GMCH
1.05V(RT8204)
PAGE 36

VGACORE RT8208
PAGE 38

CPU CORE VT1312M/VT1317
PAGE 37

Internal
Microphones
(MEMS)
PAGE 31

Combo Jack
(Headphone/MIC)
PAGE 28

Jack to
Speaker
PAGE 29

Audio
IDT92HD75B2
PAGE 28

AUDIO
Amplifier
TPA6047A4
PAGE 29

LAN
Atheros
PCIE-LAN
AR8131(M)
GigaLAN
PAGE 32

RJ45
PAGE 32

half size
mini-card
(Wireless LAN
Shirley Peak
802.11a/b/g/n)
PAGE 34

Card Reader
Realtek
RTS5159
PAGE 30

2-in-1
flash media
slot(SD/MMC)
PAGE 30

CLOCK GEN
9LRS3197
PAGE 02


Brairwood
(NAND Flash
Memory)
PAGE 34

CPU THERMAL
SENSOR
PAGE 27




PROJECT : SP7
Quanta Computer Inc.

Size Custom	Document Number Block Diagram	Rev 1A
Date: Friday, July 10, 2009	Sheet 1 of 42	





	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

M/B Screw Hole





MINI CARD





04






AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)

06



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed


PROJECT : SP7
Quanta Computer Inc.


Size Custom	Document Number PROCESSOR 4/4(GND)	Rev 1A
Date: Friday, July 10, 2009	Sheet 6 of 42	

IBEX PEAK-M (DMI, FDI, GPIO)

IBEX PEAK-M (LVDS, DDI)









IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)

10



A16 swap override Strap/Top-Block Swap Override jumper	
GNT3#	Low = A16 swap override/Top-Block Swap Override enabled High = Default

SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------



Boot BIOS Strap		
PCI_GNT0#	GNT1#	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

Danbury Technology Enabled	
NV_ALE	High = Enable Low = Disable

DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH

PROJECT : SP7
Quanta Computer Inc.



Size Custom	Document Number PCH 4/6 (GPIO & Strap)	Rev 1A
Date: Friday, July 10, 2009	Sheet 10 of 42	







[25,27,29,30,37,40] +5



IBEX PEAK-M (GND)




Move to Page 37





DDR3 -SODIMM 2 A1

14




Place these Caps near So-Dimm0.









DDR3 -SODIMM 4 B0

16







Place these Caps near So-Dimm1.







	PROJECT : SP7		
	Quanta Computer Inc.		
	Size Custom	Document Number NDP	Rev 1A
Date: Friday, July 10, 2009		Sheet 17 of 42	

PCI EXPRESS INTERFACE



[2,3,7,8,9,10,11,13,14,15,16,25,26,27,28,29,30,31,32,33,34,37,40] +1.0V_VGA
[5,10,11,20,22,34,39] +1.8V
[3,25,33,35,36,38,39] +3V





GPI015	GPI020	+VGCORE
Low	Low	0.85V
Low	High	0.90V
High	Low	0.95V
High	High	1.00V


GPI06	+VDDCI
High	1.07V
Low	1.12V

MEM_ID[3:0]	Vendor	Type	Vendor P/N
0000	Hinyx	64*16-800MHZ	H5T01G63BFR-12C
0001	Samsung	64*16-800MHZ	K4M16164EE-HC12
0010	Samsung	64*16-900MHZ	K4M16164EE-HC11
0011		Reserved	Reserved
0100		Reserved	Reserved
0101		Reserved	Reserved
0110		Reserved	Reserved
0111		Reserved	Reserved
1000		Reserved	Reserved
1001		Reserved	Reserved
1010		Reserved	Reserved
1011		Reserved	Reserved
1100		Reserved	Reserved
1101		Reserved	Reserved
1110		Reserved	Reserved
1111		Reserved	Reserved

USB


STRAPS

+3V_VGA



Location	M96	M97
pull-up for straps	10K (CS31002FB26)	3K (CS23002FB11)

Overlap pads to save space and to prevent assembly of both resistors.



Strap Name	Pin	Straps description	Default Value
TX_PWRS_ENB	GPI00	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPI01	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN	GPI02	0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.	1
STRAP_BIF_CLK_PM_EN	GPI08	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
CONFIG[3] CONFIG[2] CONFIG[1] CONFIG[0]	GPI09 GPI013 GPI012 GPI011	GPIOs 13, 12, 11 (config 3.2.1.0): a- If BIOS_ROM_EN = 1, then Config[3:0] defines the ROM Type: b- If BIOS_ROM_EN = 0, then Config[3:0] defines the Aperture size: Size of the primary memory apertures claimed in PCI configuration space 000 = 128MB 001 = 256MB 010 = 512MB 011 = 1GB 100 = 2GB 101 = 4GB 110 = 8GB 111 = 16GB	0001
BIOS_ROM_EN	GPI022	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	0
AUDIO[0]	VSYNC		0
AUD(1)	HSYNC	HSYNC - HDMI_EN HDMI connector presence. 0 ? No HDMI connector is present on PCB 1 - HDMI connector is present on the PCB HDMI	1
VSYNC_DAC2	V2SYNC	If VIP_DEVICE_STRAP_EN is set to ?? then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to ?? then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0
HSYNC_DAC2	H2SYNC		0
	GENERICC		0

GND

M97_m2

VSS_MECH#1
VSS_MECH#2
VSS_MECH#3

A39

AW1

AW39




PROJECT : SP7
Quanta Computer Inc.


Size Custom	Document Number ATI M97(GND&Str&Ther)4/5	Rev 1A
Date: Friday, July 10, 2009	Sheet 21 of 42	


[20,22,25,40] +3V_VGA



Size Custom	Document Number ATI M97-M2 (POWER) 5/5	Re 1
Date: Friday, July 10, 2009	Sheet 22 of 42	









 NB5	PROJECT : SP7 Quanta Computer Inc.			
	Size Custom	Document Number LCD CONN/HDMI/Lid		Rev 1/A
	Date: Friday, July 10, 2009	Sheet 25 of 42		


26




CPU THERMAL MONITOR




GPU Thermal Sensor



SYS Thermal Monitor







CPU FAN1/2 CONN
RPM Control




PROJECT : SP7
Quanta Computer Inc.



Size Custom	Document Number CPU/VGA/SYSTEM THERMAL	Page 1
Date: Friday, July 10, 2009		Sheet 27 of 42





TIP	Headphone Left
R1	Headphone Right
R2	GND
BASE	MIC




29






2 IN1 CARD READER SD/MMC



SATA 1.8"/2.5" HDD CONNECTOR

DFHD20MR005
DC Current rating: 0.5 A


MASTER



+5V: 2 A(4 Pin)
+3V: 2 A(4 Pin)
Gnd : (5 Pin)

SSD(1) 1.8" CONNECTOR

SLAVE



+5V: 2 A(4 Pin)
+3V: 2 A(4 Pin)
Gnd : (5 Pin)

[2,3,7,8,9,10,11,13,14,15,16,18,25,26,27,28,29,31,32,33,34,37,40]

[11,25,27,29,37,40]


+3V
+5V




PROJECT : SP7
Quanta Computer Inc.

Size Custom	Document Number RTS5159 & CR SOCKET	Rev 1A
Date: Friday, July 10, 2009	Sheet 30 of 42	


BLUETOOTH




TOUCH PAD CONNECTOR




Power Botton



Accelerometer Sensor




SGT-LIS302DLTR interrupt pin default
is low / active Hi , BIOS need to
programming 22h to change status
from active Hi to low




Key Board CONN

KEYBOARD PULL-UP




Ambient Light Sensor




LED



SI0210 white for HDD active
Amber for HDD locked




PROJECT : SP7
Quanta Computer Inc.

to LQFP128-16X16-4-AA1






Braidwood(Open Nand Flash Interface)




[19,22,23,24,36,40] +1.5V
[5,10,11,18,20,22,39] +1.8V
[2,3,7,8,9,10,11,13,14,15,16,18,25,26,27,28,29,30,31,32,33,37,40] +3V
[8,13,15,25,31,33,35,36,38,39,40,41,42] +3VPCU

	PROJECT : SP7 Quanta Computer Inc.		
	Size Custom	Document Number Half size mini card/Braidwood	Rev 1A
Date: Friday, July 10, 2009	Sheet 34	of 42	




PROJECT : SP7
Quanta Computer Inc.


Size	Document Number	Rev
Custom	+5V/+3V (RT8206B)	1A
Date: Friday, July 10, 2009	Sheet 35 of 42	




VGA Core & VCC1.1



GPU TYPE	Voltage	PR350
ATI_M96	1.1V	38.3K P/N: CS33832FB08
ATI_M97	1.0V	25.5K P/N: CS32552FB11





PROJECT : SP7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	BATTERY SELECTOR	1A
Date: Friday, July 10, 2009	Sheet 42 of 42	