






PCB STACK UP

Discrete 6L


LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(High)
LAYER 5 : SVCC
LAYER 6 : Bottom

SP8 BLOCK DIAGRAM








7,8,9,11,37,38
35,42
3,7,8,9,10,11,12,13,14,17,25,26,27,28,30,31,32,33,34,35,38,40,42



SI Add C479 and C469 for EMI request

change to power saving
CLK need change to +1.5V
support






HOLDS

for GPU




SI ME change Footprint

SI for ME change footprint

SI add for PCH hole




for CPU



PROJECT : SP8
Quanta Computer Inc.

Size Custom Document Number
Clock Gen(9LRS3197)/HOLES
Date: Thursday, August 05, 2010 Sheet 2 of 47

Rev 3A



AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)





PROJECT : SP8
Quanta Computer Inc.

Size Custom	Document Number PROCESSOR 2/4(DDR)	Rev 3A
Date: Thursday, August 05, 2010 Sheet 4 of 47		



AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0, 14 -> 1

For Discrete only



CFG6[1:0] - PCI_Epress Configuration Select
 * 11= 1 x 16 PEG
 * 10= 2 x 8 PEG




PROJECT : SP8
Quanta Computer Inc.



Size Custom	Document Number PROCESSOR 4/4 (GND)	Rev 3A
Date: Thursday, August 05, 2010	Sheet 6 of 47	

INTVRMEN - Integrated SUS 1.1V VRM Enable
High - Enable Internal VRs


IBEX PEAK-M (HDA,JTAG,SATA)



IBEX PEAK-M (LVDS,DDI)



4M byte SPI ROM




Socket DG008000031
MXIC AKE39FP0Z00
WINBOND AKE391P0N00




PROJECT : SP8
Quanta Computer Inc.

Size Custom Document Number
PCH 1/5 (SATA,HDA,LPC) Rev 3A
Date: Thursday, August 05, 2010 Sheet 7 of 47


IBEX PEAK-M (GND)



IBEX PEAK-M (PCI-E,SMBUS,CLK)



IBEX PEAK-M (PCI,USB,NVRAM)




NVRA

PCI

USB

IbexPeak-M Rev1.0

IBEX PEAK-M (DMI,FDI,GPIO)




System Power Management

IbexPeak-M Rev1 0

- [E-SATA]
- [Fingerprint]
- [Touch screen]
- [Webcam]
- [USB 3.0 Co-layout]

[Right USB #1]
[Right USB #2]
[WLAN]
[Blue Tooth Front]
[Card Reaer]
[Blue Tooth LCD]



USB 3.0 OC#

332 316 331









2,3,7

T _____

IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)

IBEX PEAK-M (GND)


10




BOARD ID SETTING




Board ID	ID5	ID4	ID3	ID2	ID1	ID0
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RD1 (0)	RU0 (1)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RD0 (0)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RU0 (1)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RD0 (0)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RU0 (1)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RD0 (0)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RU0 (1)

Board ID	ID0	ID1	ID2	ID3	ID4	ID5
SP8	0	0			0	0
SP8 1.1	0	0			1	0
Discrete			0	0		
Reserve			0	0		
ROM Size				0= 4M 1= 2M		




PROJECT : SP8		
Quanta Computer Inc.		
Size	Document Number	Rev
Custom	PCH 4/5 (GPIO & Strap)	3A
Date:	Thursday, August 05, 2010	Sheet 10 of 47







12,41 +0.75V_DDR_VTT
5,12,37,41,42 +1.5VSUS
2,3,7,8,9,10,11,12,14,17,25,26,27,28,30,31,32,33,34,35,38,40,42 +3V
7,25,30,33,34,35,36,37,39,40,42,43 +3VPCU
24,30,32,34,36,37,38,39,40,41,42,43,44 +5VPCU



Place these Caps near So-Dimm1







S3 Power Reduction





PROJECT : SP8
Quanta Computer Inc.

Size Custom	Document Number	Rev 3A
DDR3 DIMM-1		
Date: Thursday, August 05, 2010	Sheet 13	of 47


16,18,41 +1.0V_VGA
5,10,11,37,42 +1.8V
+3V








MEM ID	3	2	1	0	Verona		
DVPDATA	3	2	1	0	GDDR5 Type	Configuration	Size
1	0	0	0	1	Samsung K4G10325FE-HC05 (4.0Gbps)	32*32 or 64*16 x 8 pcs	1G
2	0	0	1	0	Hynix H5GQ1H24AFR-T0C BGA (4.0Gbps)	32*32 or 64*16 x 8 pcs	1G
3	0	0	1	1			

Ext EEPROM

PROJECT : SP8
Quanta Computer Inc.

Size Custom	Document Number ATI M97(GND&Str&Ther)4/5	Rev 3A
Date: Thursday, August 05, 2010		Sheet 17 of 47



Straps






Table 3-34 ROM Configurations

Manufacturer	Part Number	Size	CONFIG[2:0]
Atmel	AT25F512	512 kbit	001
	AT25F512A	512 kbit	010
	AT25F1024	1 Mbit	011
	AT25F1024A	1 Mbit	011
	AT25F2048	2 Mbit	011
	AT25F4096	4 Mbit	011
ST Microelectronics	M25P05A	512 kbit	100
	M25P10A	1 Mbit	101
	M25P20	2 Mbit	101
	M25P40	4 Mbit	101
	M25P80	8 Mbit	101
Silicon Storage Technology	SST25VF512	512 kbit	010
	SST25VF010	1 Mbit	011
	SST25VF020	2 Mbit	011
	SST25VF040	4 Mbit	011
Winbond Electronics Corporation	W45B512	512 kbit	110
	W45B012	1 Mbit	111
YMC	Y25LF05	512 kbit	010
	SA25C020	2 Mbit	011
PMC	Pm25LV512	512 kbit	100
	Pm25LV010	1 Mbit	101


Default

Strap Name	Pin Straps Description	Default Value
TX_PWRS_ENB	GPIO0	GPIO[1:0]:Recommend to pulling up for PICE setting. GPIO_0:PCIE full TX output swing
TX_DEEMPH_EN	GPIO1	GPIO_1:PCIE Transmitter DE-EMPHASIS enabled
BIF_GEN2_EN	GPIO2	GPIO_2:System is using PCIE GEN1 can be let it NC(ASIC internal pull down) if Gen2 just pull up for PCIE 5GT/s support. (0=PCIE GNE1,2.5GT/s ; 1=PCIE GNE2,5GT/s)
STRAP_BIF_CLK_PM_EN	GPIO8	
CONFIG[3] CONFIG[2] CONFIG[1] CONFIG[0]	GPIO9 GPIO13 GPIO12 GPIO11	
BIOS_ROM_EN	GPIO22	BIOS_ROM_EN(GPIO22)=1, then Config[2:0]=GPIO[13:12:11] defines the ROM type. (See table as below)
AUDIO[0]	VSYNC	
AUD(1)	HSYNC	
VSYNC_DAC2	V2VSYNC	
HSYNC_DAC2	H2VSYNC	
	GENERICC	


1GB GDDR5 : CHANNEL A-0 (64M x 16)



1GB GDDR5 : CHANNEL A-1 (64M x 16)





1GB GDDR5 : CHANNEL B-0 (64M x 16)




Change 1u to 2.2, for ATI Request 1212

1GB GDDR5 : CHANNEL B-1 (64M x 16)





Clock select signal	
USB3.0_CSEL	High = External 48Mhz Low = 24MHz X'tal





NBS/RD2


PROJECT : SP8
Quanta Computer Inc.

Size	Document Number	Rev
Custom	USB3.0	3A


Date: Thursday, August 05, 2010 Sheet 24 of 47










CRT




HDMI









Accelerometer Sensor






Pin 12: Low 38hex
Pin 12: unconnected/floating 3Ahex







close to Connect



Bluetooth




SP8 1.1 SI reserve for test



PV change


PV change to 16pin type

Webcam support




$$V_{out} = 1.25(1 + R1/R2)$$

Power Button





1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND



Ext USB & Card Reader





Touch Pad Button



SATA CD-ROM





E-SATA





SATA HDD #1

SI change pin define and footprint (the same AX)







SATA HDD #2

SI change pin define and footprint (the same AX)




33









Adapter Type






R273
64.9K -->65W CS36492FB17
33.2K -->90W CS33322FB13
Change to 1SS355 as Current loss



CO-LAYOUT SP8 1.1 DB






	GPI041
SI	1
PV	0




PROJECT : SP8
Quanta Computer Inc.

Size Custom	Document Number KB3926/ROM/TP	Rev 3A
Date: Thursday, August 05, 2010		Sheet 34 of 47

Mini PCI-E Card 1 WLAN



CPU FAN




G995 layout notice

8 7 6 5

Gnd shape

1 2 3 4


LED




PROJECT : SP8
Quanta Computer Inc.

Size Custom	Document Number MINI PCIE CONN X2	Rev 3A
Date: Thursday, August 05, 2010	Sheet 35 of 47	

+3.3V +/- 5%
Countinue current:5A
Peak current:6A
OCP minimum 7.5A







PROJECT : SP8
 Quanta Computer Inc.


Size	Document Number	Rev
Custom	+1.05V/+1.8V (RT8204C)	3A
Date: Thursday, August 05, 2010 Sheet 37 of 47		

NB5/RD2




OCp Setting	Operation Max current	PR51	PR65
45W CPU (60A)	50A	1.91 Kohm	4.02 Kohm
35W CPU (48A)	40A	1.54 Kohm	5.49 Kohm






+1.5V +/- 5%
Countinue current:6A
Peak current:12A
OCp minimum 15A




need to stuff for S3 and PR263 change to 100K



+1.0V +/- 5%
Countinue current:1.7A
Peak current:3A



PROJECT : SP8
Quanta Computer Inc.

Size Custom	Document Number DDR3 (RT8207)	Rev 3A
Date: Thursday, August 05, 2010	Sheet 41 of 47	





PROJECT : SP8
Quanta Computer Inc.

Size Custom	Document Number VGA Core/+1.8VGF/+1.0VGF	Rev 3A
Date: Thursday, August 05, 2010 Sheet 44 of 47		