

Compal Confidential

Pixar AMD M/B LA-9851P Schematics Document


AMD Richland APU / Bolton FCH M3

Date : 2012-11-07


Version T0.1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RICHMOND COUNTY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number
				8	4019NK
				Date: Monday, October 21, 2013	Rev A
				Sheet 1 of 47	


AMD Richland



CLOCK DISTRIBUTION



DISPLAY OUTPUT



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	4019NK	A
				Date:	Monday, October 21, 2013	Sheet 3 of 47

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+VDDCI	0.95-1.2V switched power rail	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	ON	OFF
+1.0VSG	1.0V switched power rail for VGA	ON	OFF	OFF
+1.1ALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.2VS	1.2V switched power rail for APU	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VSG	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

Audio Codec SSID

Platform	Platform ID
Evora 1.0 UMA	0x18DE

x = 1 is read cmd, x= 0 is write cmd.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	ADI ADM1032 (GPU)	1001 101X b	9AH
			SB-TSI (APU)	1001 100X b	98H
			LVDS TR(RTD-2132S)	1010 100X b	A8H
			VGA Internal Thermal	1000 001X b	82H

FCH SM Bus 0 address

FCH SM Bus 1 address

Device	Address	HEX	Device	Address	HEX
DDR DIMM1	1101 000X b	90			
DDR DIMM2	1101 001X b	94			

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOM Option Table

BOM Structure	Description
---------------	-------------

BOM Config

UMA V

USB Port Table

USB 2.0	USB 1.1	Port	1 External USB Port
EHCI1	UHCI0	0	USB2.0 (left side)
		1	
	UHCI1	2	
		3	
	UHCI2	4	
		5	Camera
EHCI2	UHCI3	6	
		7	
	UHCI4	8	BT
		9	
	UHCI5	10	USB2.0 (Right side)
		11	USB2.0 (Right side)
	UHCI6	12	
		13	

USB 3.0	Port	1 External USB Port
	0	USB3.0 (Right side)
	1	USB3.0 (Right side)
	2	
	3	

SMBUS Control Table

	SOURCE	BATT	Charger	HP_Amp	MINI3	SODIMM	EC_SMB_CK2 EC_SMB_DA2	EC_SMB_CK1 EC_SMB_DA1	G-Sensor	TP
EC_SMB_CK1 EC_SMB_DA1	KB932	V	V						V	
EC_SMB_CK2 EC_SMB_DA2	KB932			V						
FCH_SCLK0 FCH_SDAT0	FCH					V				
FCH_SCLK1 FCH_SDAT1	FCH									V

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B	Document Number 4019NK	Rev A
				Date:	Monday, October 21, 2013	Sheet 4 of 47

GPU

Delete GPU
1202 CalvinGLAN
WLAN

Card reader

UMI

Delete GPU
1202 Calvin

GPU

GLAN
WLAN

Card reader


UMI

10/4 Eric chagne back on RC1 & RC2.

P_ZVDDP W/S=8/12 mil, <3000mil



P_ZVSS W/S=8/12 mil, <3000mil

CPU THERMAL SENSOR


Address: 0100_1100 EMC1402-1
Address: 0100_1101 EMC1402-2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	6 of 47

Figure 44: Schematic Diagram--DisplayPort, Translator and VGA




For ESD request close APU side



CPU TSI interface level shift

When APU High -> MOS OFF (Vgs < 0.4V)
APU Low -> MOS ON (Vgs > 1.3V)



3/9 add QC5 for +5VS power leakage issue

10/18 Eric change Level shift solution with Pagani AMD.

10/25 Eric aremovek H_PROCHOT# .

Internal PU when no use HDT





10/4 Eric Del.

12/19 RF request

10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

Close to APU (JCPU1)



10/25 Eric aremovek H_PROCHOT# .

Internal PU when no use HDT

10/4 Eric Del.

12/19 RF request





10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

Place near APU



10/25 Eric aremovek H_PROCHOT# .

Internal PU when no use HDT

10/4 Eric Del.

12/19 RF request





10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

Close to APU (JCPU1)



10/25 Eric aremovek H_PROCHOT# .

Internal PU when no use HDT

10/4 Eric Del.

12/19 RF request





10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

Place near APU



10/25 Eric aremovek H_PROCHOT# .

Internal PU when no use HDT

10/4 Eric Del.

12/19 RF request





10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

Close to APU (JCPU1)



10/25 Eric aremovek H_PROCHOT# .

Internal PU when no use HDT

10/4 Eric Del.

12/19 RF request





10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

Place near APU



10/25 Eric aremovek H_PROCHOT# .

Internal PU when no use HDT

10/4 Eric Del.

12/19 RF request





10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

Close to APU (JCPU1)



10/25 Eric aremovek H_PROCHOT# .

Internal PU when no use HDT

10/4 Eric Del.

12/19 RF request





10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

Place near APU



10/25 Eric aremovek H_PROCHOT# .

Internal PU when no use HDT

10/4 Eric Del.

12/19 RF request


10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

10/4 Eric Del.

12/19 del CC141/CC142, RC10, RC11

Power Name	Consumption
VDD +CPU_CORE	60A
VDDNB +CPU_CORE_NB	37A
VDDIO +1.5V	3.2A
VDDP / VDDR +1.2VS	5A / 3.5A
VDDA +2.5VS	0.75A



On power team page

On power team page

+APU_CORE Decoupling

330uF x 4 @ x1
22uF x 10
0.22uF x2
0.01uF x3
180pF x2 @ x1

+APU_CORE_NB Decoupling

330uF x2
22uF x2 @ x2
10uF x1
0.22uF x2
180pF x3

Decoupling between CPU and DIMMs
across VDDIO and VSS split

+1.5V / VDDIO Decoupling

220uF x1
22uF x4
4.7uF x4
0.22uF x6
180pF x1 @x1

VDDR Decoupling Close JCPU1.AN14, AP14-15, AR14-15

10uF x2
0.22uF x2
180pF x2 @x2
0.01uF x2
4.7uF x2

VDDP Decoupling Close JCPU1.AH3-7

22uF x4
0.22uF x2
180pF x2 @x2

220uF x1

VDDA Decoupling

47uF x1
0.22uF x1

Power Sequence of APU

+1.5V

+2.5VS

+1.5VS





+CPU_CORE

+CPU_CORE_NB

+1.2VS

Group A

Group B



RICHLAND-A8-SERIES_BGA1813


Decoupling Caps.	Pop / @	330uF	220uF	47uF	22uF	10uF	4.7uF	0.22uF	0.01uF	3300pF	1nF	180pF
Pumori 2.0			0	19/11	7		5	17	3	1	1 / 1	13/3
Comal	7 / 2	1	1	19/11	7		4	17	3	1	1 / 1	14/2
P5WS5	7 / 2	1	1	13	3	8	19	3	1	4		16

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	A	
				Document Number	4019NK	
				Date	Monday, October 21, 2013	
				Sheet	9 of 47	

HPD

Del reserved NMOS

Translator and eDP HPD
From Translator or Conn.




4/17 change to 0ohm new symbol

Del reserved NMOS


12/06 Del FCH_CRT_HPDP

Panel ENBKL




11/13 Eric Add Panel EBBKL circuit.
Verify eDP on DB phase.

eDP Panel ENVDD Panel ENVDD



10/3 Eric Add DP_ENVDD control pin.


Panel PWM




Security Classification		Compal Secret Data									
Issued Date		2012/11/07		Deciphered Date		2012/11/07		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC, MB A9851			
								Document Number		Rev A	
								4019NK			
								Date: Monday, October 21, 2013		Sheet 10 of 47	

All VREF traces should have 20 mil trace width

7 DDRA_SDQ[0..63] < DDRA_SDQ[0..63]
7 DDRA_SDM[0..7] < DDRA_SDM[0..7]
7 DDRA_SMA[0..15] < DDRA_SMA[0..15]




Layout Note:
Place near JDIMM1.203 & JDIMM1.204




Layout Note:
Place near JDIMM1

Layout Note: Place these 4 Caps near Command and Control signals of DIMMA




DDR3 SO-DIMM A




SI# 8/16 Reserve 4 pcs 0.1uF for EMI noise issue

3/2 Reserve 4 pcs 180pF for EMI DDR noise issue



+VREF_DQ 15mil

DDR3 SO-DIMM A




DIMM_A REV H:4mm

<Address: 00>


Security Classification	Compal Secret Data		Title
Issued Date	2012/11/07	Deciphered Date	2012/11/07
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			SCHEMATIC, MB A9851
Size	Document Number	Rev	
C	LA-8661P	A	
Date:	Monday, October 21, 2013	Sheet	11 of 47

DDR3 SO-DIMM B


All VREF traces should have 20 mil trace width



10/03 change to +V_DDR_REFB




Layout Note:
Place near JDIMM1.203 & JDIMM1.204





Layout Note:
Place near JDIMM1

Layout Note: Place these 4 Caps near Command and Control signals of DIMMA




DDR3 SO-DIMM B




01/15 update DDR address 10 to 01 for common design

DIMM_B REV H:8mm
Standard
<Address: 01>




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	A	Date	Monday, October 21, 2013
Sheet	12	of	47		

HDD1



10/03 Eric del mSATA by customer


SATA_CALRP=35ohm,<1000mil
SATA_CALRN=35ohm,<1000mil



10/17 Eric add GPIO of 56,58,54.


Confirm BT_ON# or BT_ON
Del W_DISABLE#_2

10/17 Eric modify BT_ON to pull low.



UH1B

HUDSON-2



SD CARD

GBE LAN

SPI ROM

VGA DAC

VGA MAINLINK

HW MONITOR

VIN0/GPIO175

VIN1/GPIO176

VIN2/SDAT1_1/GPIO177

VIN3/SDAT0_1/GPIO178

VIN4/SLOAD_1/GPIO179

VIN5/CLK_1/GPIO180

VIN6/GBE_STAT3/GPIO181

VIN7/GBE_LED3/GPIO182

NC1

NC2

NC3

NC4

NC5

NC6

NC7

NC8

NC9

NC10

NC11

NC12

NC13

NC14

NC15

NC16

NC17

NC18

NC19

NC20

NC21

NC22

NC23

NC24

NC25

NC26

NC27

NC28

NC29

NC30


NC31

NC32

NC33

NC34

NC35



GBE_COL / GBE_CRS / GBE_MDIO
GBE_RXERR / Left unconnected.
FCH SCL v1.20 19-35

GBE_PHY_INTR

FCH SPI MISO

FCH SPI MOSI

FCH SPI CLK

FCH SPI CS1#

FCH SPI WP#

FCH SPI RST#

FCH SPI HOLD#

FCH SPI CLK ROM

FCH SPI MOSI

FCH SPI CS1#

FCH SPI WP#

FCH SPI RST#

FCH SPI HOLD#

FCH SPI CLK ROM

FCH SPI MOSI

FCH SPI CS1#

FCH SPI WP#

FCH SPI RST#

FCH SPI HOLD#

FCH SPI CLK ROM

FCH SPI MOSI

FCH SPI CS1#

FCH SPI WP#

FCH SPI RST#

FCH SPI HOLD#

FCH SPI CLK ROM

FCH SPI MOSI

FCH SPI CS1#

FCH SPI WP#

FCH SPI RST#

FCH SPI HOLD#

FCH SPI CLK ROM

FCH SPI MOSI

FCH SPI CS1#

FCH SPI WP#

FCH SPI RST#



FCH SPI HOLD#

FCH SPI CLK ROM

FCH SPI MOSI

FCH SPI CS1#

4MB SPI ROM & Non-share ROM.



10/9 Eric change RH20 form 0 to 33(EMI).

RH58 33_0402_5% FCH SPI CLK ROM

RH20 33_0402_5% FCH SPI CLK

EMI@

RF17 680P_0402_50V7K @RF@

Add for EMI 201011291330

10/4 Eric Del.

12/19 remove RH29, RH31 for HW request

Check?


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	14 of 47

FCH_PCIE_RST# IS FOR PCIE DEVICES ON Hudson-M2/M3


THERMTRIP:
Need level shift from +3VALW to +1.5V
Note: Ensure FCH internal pull-up resistor to +3.3V S5 is disabled to prevent leakage when APU is powered down.

SM bus 0->S0 PWR domain
SM bus 1->S5 PWR domain



FCH GEVENT (S5 domain)
with isolation circuit to avoid leakage




Del ODD_DA#




Confirm CR det or not.





For FCH internal debug use



10/4 Eric Del.



Del MINI2_CLKREQ# PH.



10/4 Eric Del.



02/22 Add Sus_STAT#

Check with BIOS

32 EC_GA20
32 EC_KBRST#
32 EC_SC#
32 EC_SM#
36 SUS_STAT#

23.24 FCH_PCIE_WAKE#
8 H_THERMTRIP#

32 EC_RSMRST#

24 LAN_CLKREQ#

28 FCH_SPKR
11.12 FCH_SCLK0
11.12 FCH_SDATA0
18.33 FCH_SCLK1
18.33 FCH_SDATA1
23 MINI1_CLKREQ#
25 CR_CLKREQ#

10/18 Eric Add SATA_ODD/PCH_AUDIO control pin.

27.31 USB_OC1#
26 USB_OC0#

28 HDA_SDIN0
28 HDA_RST_AUDIO#
28 HDA_SYNC_AUDIO
13.16 PCI_CLK1
28 HDA_SDOUT_AUDIO

28 HDA_BITCLK_AUDIO

10/5 Eric modify for EMI requirement

12/20 Del DDR3L_EN

3+V5 +3VALW
10K 0804 8P4R 5%
FCH_PCIE_WAKE#
H_THERMTRIP#
CR_CLKREQ#
WD_PWRGD

2.2K 0804 8P4R 5%
FCH_SCLK1
FCH_SDATA1
FCH_SCLK0

10K 0804 8P4R 5%
LAN_CLKREQ#
MINI1_CLKREQ#

10K 0804 8P4R 5%
LAN_CLKREQ#

2.2K 0402 5%
EC_RSMRST#

2.2K 0402 5%
HDA_BITCLK

10K 0402 5%
HDA_SDIN0

10K 0402 5%
HDA_SDIN1

10K 0402 5%
HDA_SDIN2

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

32 EC_GA20
32 EC_KBRST#
32 EC_SC#
32 EC_SM#
36 SUS_STAT#

23.24 FCH_PCIE_WAKE#
8 H_THERMTRIP#

32 EC_RSMRST#

24 LAN_CLKREQ#

28 FCH_SPKR
11.12 FCH_SCLK0
11.12 FCH_SDATA0
18.33 FCH_SCLK1
18.33 FCH_SDATA1
23 MINI1_CLKREQ#
25 CR_CLKREQ#

10/18 Eric Add SATA_ODD/PCH_AUDIO control pin.

27.31 USB_OC1#
26 USB_OC0#

28 HDA_SDIN0
28 HDA_RST_AUDIO#
28 HDA_SYNC_AUDIO
13.16 PCI_CLK1
28 HDA_SDOUT_AUDIO

28 HDA_BITCLK_AUDIO

10/5 Eric modify for EMI requirement

12/20 Del DDR3L_EN

3+V5 +3VALW
10K 0804 8P4R 5%
FCH_PCIE_WAKE#
H_THERMTRIP#
CR_CLKREQ#
WD_PWRGD

2.2K 0804 8P4R 5%
FCH_SCLK1
FCH_SDATA1
FCH_SCLK0

10K 0804 8P4R 5%
LAN_CLKREQ#
MINI1_CLKREQ#

10K 0804 8P4R 5%
LAN_CLKREQ#

2.2K 0402 5%
EC_RSMRST#

2.2K 0402 5%
HDA_BITCLK

10K 0402 5%
HDA_SDIN0

10K 0402 5%
HDA_SDIN1

10K 0402 5%
HDA_SDIN2

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

32 EC_GA20
32 EC_KBRST#
32 EC_SC#
32 EC_SM#
36 SUS_STAT#

23.24 FCH_PCIE_WAKE#
8 H_THERMTRIP#

32 EC_RSMRST#

24 LAN_CLKREQ#

28 FCH_SPKR
11.12 FCH_SCLK0
11.12 FCH_SDATA0
18.33 FCH_SCLK1
18.33 FCH_SDATA1
23 MINI1_CLKREQ#
25 CR_CLKREQ#

10/18 Eric Add SATA_ODD/PCH_AUDIO control pin.

27.31 USB_OC1#
26 USB_OC0#

28 HDA_SDIN0
28 HDA_RST_AUDIO#
28 HDA_SYNC_AUDIO
13.16 PCI_CLK1
28 HDA_SDOUT_AUDIO

28 HDA_BITCLK_AUDIO

10/5 Eric modify for EMI requirement

12/20 Del DDR3L_EN

3+V5 +3VALW
10K 0804 8P4R 5%
FCH_PCIE_WAKE#
H_THERMTRIP#
CR_CLKREQ#
WD_PWRGD

2.2K 0804 8P4R 5%
FCH_SCLK1
FCH_SDATA1
FCH_SCLK0

10K 0804 8P4R 5%
LAN_CLKREQ#
MINI1_CLKREQ#

10K 0804 8P4R 5%
LAN_CLKREQ#

2.2K 0402 5%
EC_RSMRST#

2.2K 0402 5%
HDA_BITCLK

10K 0402 5%
HDA_SDIN0

10K 0402 5%
HDA_SDIN1

10K 0402 5%
HDA_SDIN2

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

32 EC_GA20
32 EC_KBRST#
32 EC_SC#
32 EC_SM#
36 SUS_STAT#

23.24 FCH_PCIE_WAKE#
8 H_THERMTRIP#

32 EC_RSMRST#

24 LAN_CLKREQ#

28 FCH_SPKR
11.12 FCH_SCLK0
11.12 FCH_SDATA0
18.33 FCH_SCLK1
18.33 FCH_SDATA1
23 MINI1_CLKREQ#
25 CR_CLKREQ#

10/18 Eric Add SATA_ODD/PCH_AUDIO control pin.

27.31 USB_OC1#
26 USB_OC0#

28 HDA_SDIN0
28 HDA_RST_AUDIO#
28 HDA_SYNC_AUDIO
13.16 PCI_CLK1
28 HDA_SDOUT_AUDIO

28 HDA_BITCLK_AUDIO

10/5 Eric modify for EMI requirement

12/20 Del DDR3L_EN

3+V5 +3VALW
10K 0804 8P4R 5%
FCH_PCIE_WAKE#
H_THERMTRIP#
CR_CLKREQ#
WD_PWRGD

2.2K 0804 8P4R 5%
FCH_SCLK1
FCH_SDATA1
FCH_SCLK0

10K 0804 8P4R 5%
LAN_CLKREQ#
MINI1_CLKREQ#

10K 0804 8P4R 5%
LAN_CLKREQ#

2.2K 0402 5%
EC_RSMRST#

2.2K 0402 5%
HDA_BITCLK

10K 0402 5%
HDA_SDIN0

10K 0402 5%
HDA_SDIN1

10K 0402 5%
HDA_SDIN2

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

32 EC_GA20
32 EC_KBRST#
32 EC_SC#
32 EC_SM#
36 SUS_STAT#

23.24 FCH_PCIE_WAKE#
8 H_THERMTRIP#

32 EC_RSMRST#

24 LAN_CLKREQ#

28 FCH_SPKR
11.12 FCH_SCLK0
11.12 FCH_SDATA0
18.33 FCH_SCLK1
18.33 FCH_SDATA1
23 MINI1_CLKREQ#
25 CR_CLKREQ#

10/18 Eric Add SATA_ODD/PCH_AUDIO control pin.

27.31 USB_OC1#
26 USB_OC0#

28 HDA_SDIN0
28 HDA_RST_AUDIO#
28 HDA_SYNC_AUDIO
13.16 PCI_CLK1
28 HDA_SDOUT_AUDIO

28 HDA_BITCLK_AUDIO

10/5 Eric modify for EMI requirement

12/20 Del DDR3L_EN

3+V5 +3VALW
10K 0804 8P4R 5%
FCH_PCIE_WAKE#
H_THERMTRIP#
CR_CLKREQ#
WD_PWRGD

2.2K 0804 8P4R 5%
FCH_SCLK1
FCH_SDATA1
FCH_SCLK0

10K 0804 8P4R 5%
LAN_CLKREQ#
MINI1_CLKREQ#

10K 0804 8P4R 5%
LAN_CLKREQ#

2.2K 0402 5%
EC_RSMRST#

2.2K 0402 5%
HDA_BITCLK

10K 0402 5%
HDA_SDIN0

10K 0402 5%
HDA_SDIN1

10K 0402 5%
HDA_SDIN2

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

32 EC_GA20
32 EC_KBRST#
32 EC_SC#
32 EC_SM#
36 SUS_STAT#

23.24 FCH_PCIE_WAKE#
8 H_THERMTRIP#

32 EC_RSMRST#

24 LAN_CLKREQ#

28 FCH_SPKR
11.12 FCH_SCLK0
11.12 FCH_SDATA0
18.33 FCH_SCLK1
18.33 FCH_SDATA1
23 MINI1_CLKREQ#
25 CR_CLKREQ#

10/18 Eric Add SATA_ODD/PCH_AUDIO control pin.

27.31 USB_OC1#
26 USB_OC0#

28 HDA_SDIN0
28 HDA_RST_AUDIO#
28 HDA_SYNC_AUDIO
13.16 PCI_CLK1
28 HDA_SDOUT_AUDIO

28 HDA_BITCLK_AUDIO

10/5 Eric modify for EMI requirement

12/20 Del DDR3L_EN

3+V5 +3VALW
10K 0804 8P4R 5%
FCH_PCIE_WAKE#
H_THERMTRIP#
CR_CLKREQ#
WD_PWRGD

2.2K 0804 8P4R 5%
FCH_SCLK1
FCH_SDATA1
FCH_SCLK0

10K 0804 8P4R 5%
LAN_CLKREQ#
MINI1_CLKREQ#

10K 0804 8P4R 5%
LAN_CLKREQ#

2.2K 0402 5%
EC_RSMRST#

2.2K 0402 5%
HDA_BITCLK

10K 0402 5%
HDA_SDIN0

10K 0402 5%
HDA_SDIN1

10K 0402 5%
HDA_SDIN2

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

32 EC_GA20
32 EC_KBRST#
32 EC_SC#
32 EC_SM#
36 SUS_STAT#

23.24 FCH_PCIE_WAKE#
8 H_THERMTRIP#

32 EC_RSMRST#

24 LAN_CLKREQ#

28 FCH_SPKR
11.12 FCH_SCLK0
11.12 FCH_SDATA0
18.33 FCH_SCLK1
18.33 FCH_SDATA1
23 MINI1_CLKREQ#
25 CR_CLKREQ#

10/18 Eric Add SATA_ODD/PCH_AUDIO control pin.

27.31 USB_OC1#
26 USB_OC0#

28 HDA_SDIN0
28 HDA_RST_AUDIO#
28 HDA_SYNC_AUDIO
13.16 PCI_CLK1
28 HDA_SDOUT_AUDIO

28 HDA_BITCLK_AUDIO

10/5 Eric modify for EMI requirement

12/20 Del DDR3L_EN

3+V5 +3VALW
10K 0804 8P4R 5%
FCH_PCIE_WAKE#
H_THERMTRIP#
CR_CLKREQ#
WD_PWRGD

2.2K 0804 8P4R 5%
FCH_SCLK1
FCH_SDATA1
FCH_SCLK0

10K 0804 8P4R 5%
LAN_CLKREQ#
MINI1_CLKREQ#

10K 0804 8P4R 5%
LAN_CLKREQ#

2.2K 0402 5%
EC_RSMRST#

2.2K 0402 5%
HDA_BITCLK

10K 0402 5%
HDA_SDIN0

10K 0402 5%
HDA_SDIN1

10K 0402 5%
HDA_SDIN2

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3


10K 0402 5%
HDA_SDIN3

10K 0402 5%
HDA_SDIN3

STRAP PINS

Change to SPI


	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED



DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]


	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT



Remove VGA_PD






Remove VGA_PD

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	16 of 47
				Rev	A




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2012/11/07		Deciphered Date		2012/11/07		Title			
								SCHEMATIC, MB A9851			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.											
Doc Custom		Document Number 4019NK								Rev A	
Date:		Monday, October 21, 2013				Sheet 17 of 47					


<CPU>




10/9 Eric Remvoe CM2 ~ CM9 for EMI requirement.






5V PULL UP IN CONNECTER SIDE




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Monday, October 21, 2013
				Sheet	19 of 47
				Rev	A



9/26 Eric remove common chock for touch screen portion,
 ask key part to add in touch IC side.



<LVDS>
 <DB>eDP-->Dual LVDS
 8/30 colay eDP use
 <USB Touch panel>
 <Touch panel>
 <Camara and DMIC>
 <Camera>



9/6 by EMI request modify LVDS pin defined

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019NK	A
				Date: Monday, October 21, 2013	Sheet 20 of 47


CONFIDENTIAL

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A9851	
				Size B	Rev A
Date: Monday, October 21, 2013		Sheet 21 of 47			

mSATA Conn.


10/03 Eric Del mSATA by customer

Reserve SATA Redriver





Need Vendor check value

SATA0 (HDD)





<DB>Change to 10 Pin 2.5" HDD Conn.






For Wireless LAN




12/21 for AMD issue workaround





(9~16mA)

Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)




10/17 Eric modify WLAN power solution.

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev A
					4019NK	
				Date:	Monday, October 21, 2013	Sheet 23 of 47



10/19 Eric del @ of RL10 for pull high, Del FCH_PCIE_WAKE# net, short RL12.




LED

<DB>Change to subboard.



20 Pin FFC





0226 Eric del SIM signals for remove WWAN.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019NK
				Rev A
				Date: Monday, October 21, 2013
				Sheet 24 of 47

Card reader conn

9/4 Modify JP10 connector pin defined




9/26 Eric Reserve CR_WAKE# pin

10/4 Eric Reserve R212 for card reader power rail.

10/4 Eric Del +3VS_CR power rail from power switch


<CPU>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	4019NK
				Date:	Monday, October 21, 2013
				Sheet	25 of 47
				Rev	A




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	27 of 47

DVDD_IO should match
with HDA Bus level(optional for 3.3V signaling or 1.5V signaling)




Notes:
Keep PVDD supply and speaker traces routed on the DGND plane.
Keep away from AGND and other analog signals

PLACE CLOSE TO U1 PIN 13





If Sense_A total length is greater than
6 inches, change C12 to 0.1uF

PLACE CLOSE TO U1 PIN 14



If Sense_B is un-used, then pull high
Sense_B to AVDD by 10Kohm resistor




Place need close UB3

10/17 Eric Del +SVALW to +5VS_AUDIO.

Audio power

Audio power




Check HP LDO PN

10/9 Eric Add EMI@ solution for CB31, CB35 & CB36 form EMI requirement.


Security Classification	Compal Secret Data		Title	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev A
Date:	Monday, October 21, 2013	Sheet	28	of 47

Subwoofer AMP TPA2011 = HPA01086YFFR

DB> TPA2012 Change to TPA2011



Add circuitry for de-pop




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	29 of 47

Headphone amplifier


Headphone AMP TPA6130A2 = HPA00929

DB> HPA01196 Change to HPA00929




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A9851
Date: Monday, October 21, 2013				Sheet 30 of 47

Ext. Mic




Front Speaker Connector 1

SPK conn




USB3.0 need support 2.5A
change USB PWR SW SA00003TV00
low active




Headphone and Mic conn

<DB>Change power rail to US1.

30 Pin FFC



11/06 EMI Cap close to JIO2.




10/30 RF add, near JIO1 connector.


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				4019NK	Rev A
				Date:	Monday, October 21, 2013
				Sheet	31 of 47

Ming9/3 change to 8.2Kk for DB phase board ID

	DB	SI	PV	MV
Board ID Rk13	0 K ohm	12K ohm	15K ohm	20K ohm
Project ID RK11	56k ohm	56k ohm	56k ohm	56k ohm




<DB>Add PM_CLKRUN# and RK59
10/24 Eric modify SMBUS1 power rail to +3VALW_EC.



Ming9/13 remove EC_SMI# for EC request

10/15 Eric remove SUSACK#.

<DB>Remove @ 32.768KHz 'XTAL



<DB>Remove JFW1


Add PROC_DETECT#
Ming9/3 remove PROC_DETECT#
change PM_SLP_SUS# to GPIO15

<DB>RK50 10K-->100K

10/4 Eric Del.

10/4 Eric Del.

<DB>Del HDMI_PWR_PD
<DB> add DGPU_GC6_EN on Pin M2
Ming8/28 remove DGPU_GC6_EN for UMA only



Ming9/18 change 0ohm to new footprint

2/22 Eric Add SPOK to EC N7.

Add PROC_DETECT#

<DB>Remove @ 32.768KHz 'XTAL

<DB>RK50 10K-->100K

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

<DB>Del HDMI_PWR_PD
<DB> add DGPU_GC6_EN on Pin M2
Ming8/28 remove DGPU_GC6_EN for UMA only

<DB>RK50 10K-->100K

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

<DB>Del HDMI_PWR_PD
<DB> add DGPU_GC6_EN on Pin M2
Ming8/28 remove DGPU_GC6_EN for UMA only

<DB>RK50 10K-->100K

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

<DB>Del HDMI_PWR_PD
<DB> add DGPU_GC6_EN on Pin M2
Ming8/28 remove DGPU_GC6_EN for UMA only

<DB>RK50 10K-->100K

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

<DB>Del HDMI_PWR_PD
<DB> add DGPU_GC6_EN on Pin M2
Ming8/28 remove DGPU_GC6_EN for UMA only

<DB>RK50 10K-->100K

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.



10/4 Eric Del.

10/4 Eric Del.

10/4 Eric Del.


10/4 Eric Del.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	4019NKK
				Date	Monday, October 21, 2013
				Sheet	32 of 47



Touch pad conn


<DB>Check footprint and Touch PAD spec




10/29 Del all KB caps.

EMI reserve

Keyboard conn




Keyboard backlight Conn




NonCS

CS



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	33 of 47



Power Button Connector




Lid Switch (Hall Effect Sensor)



Security Classification	Compal Secret Data				Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK	Rev A
				Date:	Monday, October 21, 2013	Sheet 34 of 47


<DB> RST1# connect to ENM

Reset IC




Jacky 4/30 Co-lay Reset IC

CPU



Card reader



WWAN


WLAN

PCB



Amber

White




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date:	Monday, October 21, 2013
				Sheet	35 of 47

ACCELEROMETER



Sensor hub -->G-sensor

Check ACCEL_INT# wiht BIOS








Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date:	Monday, October 21, 2013
				Sheet	36 of 47

Each 250pF on CAP_MOS1 (2) will make Slew Rate($\mu\text{S/V}$) increase of $100\mu\text{S/V}$



+1.5VTO +1.5V PCIE

10/17 Eric Del +1.5V to +1.5V PCIE.









Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	SCHEMATIC, MB A9851			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	LA-8041P		Rev A
				Date:	Monday, October 21, 2013	Sheet	37 of 47


Page 1


Security Classification	Compul Secret Data		Title
Issued Date	2011/06/29	Deciphered Date	2011/06/29
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR BE REPRODUCED OR DISCLOSED TO ANY AUTHORIZED BY COMPANY EMPLOYEES INC. WITHOUT THIS SHEET FOR THE INFORMATION IT CONTAINING MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS INC.			SCHMATIC, MB A9851 Doc No. _____ Rev. A Rev. _____ Date: Monday, October 21, 2014 Printed: 38 of 47

PJP1 change to DC03000AF00




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	39 of 47







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date:	Monday, October 21, 2013
				Sheet	42 of 47





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date		Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	4019NK
				Date	Monday, October 21, 2013
				Sheet	43 of 47
				Rev	A







Security Classification	Compal Secret Data		Title	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev A
Date: Monday, October 21, 2013				Sheet 45 of 47




APU_CORE_NB
TDC 22A
Peak Current 33A
OCP current 41A
Load line -4mV/A
FSW=450kHz
DCR 0.98mohm +/-5%



APU_CORE_NB
TDC 22A
Peak Current 33A
OCP current 41A
Load line -4mV/A
FSW=450kHz
DCR 0.98mohm +/-5%



APU_core
TDC 22A
Peak Current 35A
OCP current 44A
Load line -2.1mV/A
FSW=450kHz
DCR 0.98mohm +/-5%



APU_core
TDC 22A
Peak Current 35A
OCP current 44A
Load line -2.1mV/A
FSW=450kHz
DCR 0.98mohm +/-5%

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	4019NK	Rev	A
Date	Monday, October 21, 2013	Sheet	46	of	47

+APU_CORE_NB *Local*

PCG114
330uF 2V_Y

PCG109
0.22uF 0.402 10V7K

PCG110
0.22uF 0.402 10V7K

PCG111
180pF 0.402 50V6J

PCG112
180pF 0.402 50V6J

PCG113
180pF 0.402 50V6J

PCG107
10uF 0.603 6.3V6M

PCG108
22uF 0.805 6.3V6M

PCG101
22uF 0.805 6.3V6M

PCG102
22uF 0.805 6.3V6M

PCG103
22uF 0.805 6.3V6M

PCG104
22uF 0.805 6.3V6M

PCG105
22uF 0.805 6.3V6M

PCG106
22uF 0.805 6.3V6M

PCG115
330uF 2V_Y

Security Classification	Compal Secret Data			Compal Electronics, Inc. SCHEMATIC, MB A9851		
Issued Date	2012/11/07	Deciphered Date		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size A3	Document Number 4019NK	Rev A
				Date:	Monday, October 21, 2013	Sheet 47 of 47