




13"/15"

Y61 Intel Cresnet Bay ULT Platform Block Diagram


PCB 6L STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : BOT







Processor pull-up (CPU)




Haswell ULT Processor (DDR3L)




WWW.AliSaler.Com








07




RTC Clock 32.768KHz



30mils J1 *SOLDERJUMPER-2




GPIO Pull UP




Vender	Size	P/N
EON	8MB	AKE3EZN0Q01 (EN25QH64-104HIP (QE))
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ (QE))
GigaDevice	8MB	AKE3EGN0Q01 (GD25B64BSIGR (QE))
Socket		DFHS08FS023

4M SPI ROM Socket



PCH SPI ROM(CLG)



PROJECT :Y61
Quanta Computer Inc.

Size Custom	Document Number ULT 6/9(SATA/HDA)	Rev 1A
Date: Monday, April 21, 2014	Sheet	7 of 32


PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit						
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode							
SDIO_D0 /GPIO66	Top-Block Swap	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)							
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up							
HDA_SDO /I2S0_TXD	Flash Descriptor Security Only for Interposer	PWROK	0 = Default (weak pull-down 20K) 1 = Can be Overridden							
GSPI0_MOSI /GPIO86	Boot BIOS Selection	PWROK	<table border="1"><thead><tr><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>LP</td></tr><tr><td>0</td><td>SPI(Default)</td></tr></tbody></table>	GNT0#	Boot Location	1	LP	0	SPI(Default)	
GNT0#	Boot Location									
1	LP									
0	SPI(Default)									
GPIO15	TLS Confidentiality	PWROK	0 = ME Crypto Transport Layer Security cipher suite with no confidentiality(Default) 1 = Intel ME Crypto TLS cipher suite with confidentiality							
DSWVRMEN	Deep Sx Well On-Die Voltage Regulator Enable	ALWAYS	Should be always pull-up							



Lynx Point-LP Platform Controller Hub

(HDA, JTAG, SATA)


PCI/USBOC# Pull-up(CLG)



USB3.0



PCI



*HSW_ULT_DDR3L

Cardreader

WLAN

LAN




USB2.0(M/B-1) (USBP0)
USB2.0(M/B-2) (USBP1)
USB2.0 Small board (USBP4)
Sensor Hub (USBP5)
Camera (USBP6)
WLAN (USBP7)
TS (USBP3)

Cardreader

WLAN

LAN


TIE TRACES TOGETHER
CLOSE TO PINS WITH LENGTH
TO RESISTOR



SMBUS


PCI *

CLOCK SIGNALS




SMBus/Pull-up(CLG)

K501UB



SMBus/Pull-up(CLG)





PROJECT :Y61
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
ULT 7/9 (PCIe/USB/CLG)		
Date: Monday, April 21, 2014	Sheet 8 of 32	


6,7,9,10,11,12,13,14,15,16,17,18,19,21,22,23,24,25,26,31,32
6,7,9,10,11 +3V
+3V_DEEP_SUS

Lynx Point-LP Platform Controller Hub (HDA,JTAG,SATA) Haswell (GPIO)


PV change to shortpad




GPIO Pull-up/Pull-down(CLG)



Close to EC





Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
13" clamshell wo/TS	0	0	0	0	0	1
13" convertible w/TS	0	0	0	0	1	0
15" convertible w/TS+ Giga NIC	0	0	0	0	1	1
13" clamshell w/TS (Reserve)	0	0	0	0	0	0
13" convertible wo/TS (Reserve)	0	0	0	0	0	0
15" convertible w/TS (Reserve)	0	0	0	0	0	0







PROJECT :Y61
Quanta Computer Inc.

Size Custom	Document Number ULT 8/9 (GPIO/MISC)	Rev 1A
Date: Monday, April 21, 2014	Sheet 9 of	32





6,7,8,9,11,12,13,14,15,16,17,18,19,21,22,23,24,25,26,31,32	+3V	
16,17,18,21,22,23,32	+5V	8 +V1.0SS_AUSB3PLL 7 +V1.0SS_ASATA3PLL 8 +V1.0SS_AXCK_LCPPLL
4,7,11,25,30,32	+1.05V	7.27 +3V_RTC
6,7,9,20,23,24,25,28,30,32	+3VS5	2,4,12,13,29 +1.35VSUS
13,18,20,28,29,30,31,32	+5VS5	











APS





PROJECT :Y61
Quanta Computer Inc.
ULT







PV remove EEPROM












PROJECT :Y61
Quanta Computer Inc.

Size	Document Number	Rev
Custom	RTD2136	1A
Date: Monday, April 21, 2014	Sheet 14 of 32	

LID Switch


LVDS Conn.

15





PROJECT :Y61
Quanta Computer Inc.


Size Custom	Document Number LCD CONN/LID/CAM	Rev 1A
Date: Monday, April 21, 2014		Sheet 15 of 32




NM3 type
footprint check OK








FAN




	PROJECT :Y61 Quanta Computer Inc.		
	Size Custom	Document Number Audio/AMP HPA022642RTJR	Rev 1A
Date: Monday, April 21, 2014		Sheet 18 of 32	

For EMI 0 ~ 22 ohm




Trace < 30 mil
Width > 60 mil
> 60 mil

Power trace Layout 寬度 > 60mil




10/100 only




BOT: TST1284R LF DB0EL5LAN00

For 10/100
* Place C1 close to each VDD10 pin-- 30 (reserve)




For GIGA
BOT: GST5009B LF, DB0Z06LAN00
FCE: NS892407, DB0LL1LAN00

For 10/100
BOT: TST1284R LF DB0EL5LAN00




if ISOLATEB pin
pull-low, the LAN
chip will not drive
it's PCI-E outputs
(excluding
PCI-E_WAKE# pin)

LAN conn



SI change footprint to
rj45-2rj3860-12811f-12p


For 10/100
* Stuff Ca and Ce only, close to each VDD33 pin-- 23, 32
For GIGA
* Stuff Ca and Cb only, close to each VDD33 pin-- 11, 32




6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24,25,26,31,32
32

+3V



+3VLANVCC



OSx		Transition Bit Amplitude	
NC(default)		1000	
0		870	
1		1085	
EQx		Equalization dB	
NC(default)		0	
0		7	
1		15	
DEX	OSx=NC	OSx=0	OSx=1
NC	-3.5dB	-2.2dB	-4.4dB
0	-6.0dB	-5.2dB	-6.0dB
1	-8.5dB	-8.9dB	-7.6dB
EN_RXD		DEVICE FUNCTION	
1(default)		Normal operating mode	
0		Sleep mode	
CM		DEVICE FUNCTION	
0(default)		Normal operating mode	
1		Compliance mode	




SI change R539 to C506, R540 to C507




SI un-stuff U11

SATA HDD Connector(Cable type)

Bypass CAP close conn



SATA Re-driver




PV: stuff EC17 12pF,

SI add for co-lay use




SATA_TXP0_DC_R1	R584	*0.4	SATA_TXP0_DC_R
SATA_TXN0_DC_R1	R586	*0.4	SATA_TXN0_DC_R
SATA_RXN0_DC_R1	R588	*0.4	SATA_RXN0_DC_R
SATA_RXP0_DC_R1	R587	*0.4	SATA_RXP0_DC_R

SATA_TXP0_DC_R2	R589	*0.4	SATA_TXP0_DC_R
SATA_TXN0_DC_R2	R591	*0.4	SATA_TXN0_DC_R
SATA_RXN0_DC_R2	R588	*0.4	SATA_RXN0_DC_R
SATA_RXP0_DC_R2	R590	*0.4	SATA_RXP0_DC_R


Ra & Rb need place close




HOST



DEVICE


SATA re-driver IC
stuff Rb,Cb , unstuff Ra,Caunstuff SATA re-driver IC
stuff Ra,Ca , unstuff Rb,Cb

SATA LED



MV change from 39ohm to 200ohm for ID



SI-co-lay SATA HDD Connector




TPM (1.2)

Address

Address	BADD
HIGH	4EH/4F (default)

No install for SLB9635
install for SLB9656




PV change footprint




	PROJECT :Y61 Quanta Computer Inc.		
	Size Custom	Document Number WLAN/G-Sensor/G-CLK/TS	Rev 1A
	Date: Monday, April 21, 2014	Sheet 23of	32

Accelerometer Sensor

Put it on MB side



Close to U9



To APU 9 ACCEL_INTH# R488 *0.4 ACC_INT

Reserved SMBus channel 0 for debugging & updating FW
Reserved
SMBus channel 4 for connecting the Sensor (G-sensor)

Reserved TX/RX for debugging

if no use ADC function,
please pull down to GND
SMINTx for sensor interrupt


GP62 can't floating

External crystal is must be item
when USB func. is used !


32.768kHz clock lines:

- If possible, please avoid using any through-hole.
- Please make the trace length short, and the trace width wide enough.
- The spacing to the closest neighbor should be wide enough.

Note: Place all capacitors close to IT8350.



IT8350E LQFP-48



Touch screen

For Home button IC update fw


GP62 Pull High Enable mirror function.

GP62 Pull Low Disable mirror function.

3 IN 1-Sensor

connector to HOME IC

SI co-lay 6 pin TS CON




PROJECT :Y61		
Quanta Computer Inc.		
Size	Document Number	Rev
Custom	ITE8350/HP9DS0/HP3DC2	1A
Date: Monday, April 21, 2014	Sheet 24	of 32


SP1	SD D1	
SP2	SD D0	MS D1
SP3	SD CLK	MS D0
SP4	SD CMD	MS D2
SP5	SD D3	MS D3
SP6	SD D2	MS CLK
SP7	SD_WP	MS_BS

Share Pin


SD / MMC



SI reserve for EMI




SI stuff for EMI




Close to chip pin


Close to chip pin



CLOSE CONN




NEW Type




+3VS5 6,7,9,10,20,23,24,25,30,32
+5VS5 13,18,20,29,30,31,32


+3.3 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCp minimum:7.5A




MV Change





+5 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCp minimum:7.5A




MV Change



USB charge support	Ra	Rb
Napa (No support)	Stuff	N/A
Whisky (Support)	N/A	Stuff



+VIN 15,22,27,28,29,31,32
 +3VSS 6,7,9,10,20,23,24,25,28,32
 +5VSS 13,18,20,28,29,31,32
 +5VPCU 13,27,28



PROJECT :NAPA
Quanta Computer Inc.

Size Document Number
CPU_CORE(ISL95813) 15W Rev 1A
Date: Monday, April 21, 2014 Sheet 31 of 32

