


AX2/7 SYSTEM DIAGRAM



01



PROJECT : AX2/7
Quanta Computer Inc.

Size Custom Document Number Block Diagram Rev 1A
Date: Thursday, December 24, 2009 Sheet 1 of 42

PV,delete all external clock GEN reserve material




NB5/RD2


PROJECT : AX2/7
Quanta Computer Inc.

Size
Custom




Document Number
Clock Generator


Rev
1A







PROCESSOR POWER AND GROUND









GFX_RX can remove
at next stage for MUXLESS


SI , for routing smooth
GFX_TX 0/1/3/9/10/11

UMA can remove all GFX_TX CAP


SI remove C711,C713,C710,
C712,C708,C709,C703,C704
for MUXLESS

PART 2 OF 6

PCIe I/F GFX



Close to North Bridge



To HDMI CONN



TO WLAN
TO PCIe-LAN

PCIe I/F GPP

PCIe I/F SB

PCE_CALRP(PCE_BCALRP)
PCE_CALRN(PCE_BCALRN)

RS880

RS880 Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1



PROJECT : AX2/7
Quanta Computer Inc.



Size
Custom

Document Number
RS880-PCIe I/F 2/5

Rev
1A


Date: Thursday, December 24, 2009 | Sheet 9 of 42

PIN NAME	RS880M	PIN NAME	RS880M
VDDHT	+1.1V	IOPLLVD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVD	+1.1V
VDD18_MEM	+1.8V	PLLVD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLT18	+1.8V
VDDG33	+3.3V	VDDLT18	+1.8V
IOPLLVD18	+1.8V	VDDLT33	NC



PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number RS880-POWER5/5	R
Date: Tuesday, December 22, 2009	Sheet 11 of 42	





SATA PORT 0,1,2,3
can support AHCI
mode

PLACE SATA AC COUPLING
CAPS CLOSE TO SB820

SATA1

SATA ODD

PLVDD_SATA--
SATA PLL
POWER

XTLVDD_SATA-- SATA
crystal power




PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF SB820



NOTE:

R361 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK

+1.1V_AVDD_SATA
R476 1K/F 4 SATA_CALRP AB14
R472 931/F 4 SATA_CALRN AA14



SI, change to reserve only



IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY

SI define side port ID

SIDE_PORT_ID2	SIDE_PORT_ID1	SIDE_PORT_ID0	
1	0	0	Samsung
1	0	1	Hynix
0	0	0	No support side port

+3VS5 R259 *10K/F 4 SIDE_PORT ID0 R471 10K/F 4

+3VS5 R265 *10K/F 4 SIDE_PORT ID1 R475 10K/F 4

+3VS5 R264 *10K/F 4 SIDE_PORT ID2 R260 10K/F 4

+3VS5 R474 *10K/F 4 BOARD ID0 R262 10K/F 4

For blue tooth
& wireless
merge card

R268 10K/F 4 BOARD ID1 R274 *10K/F 4

R478 *10K/F 4 BOARD ID2 R277 10K/F 4

R479 *10K/F 4 BOARD ID3 R280 10K/F 4

R267 *10K/F 4 BOARD ID4 R273 10K/F 4

SI define board ID

ID4	ID3	ID2	ID1	ID0	
0	0	0	0	0	AX2 UMA DF
0	0	0	0	1	AX7 UMA DF
0	0	0	1	0	AX2 PARK DF
0	0	0	1	1	AX7 PARK DF
0	0	1	0	0	AX2 UMA FF
0	0	1	0	1	AX7 UMA FF
0	0	1	1	0	AX2 PARK FF
0	0	1	1	1	AX7 PARK FF
0	1	0	1	0	AX2 M93 DF
0	1	0	1	1	AX7 M93 DF
0	1	1	1	0	AX2 M93 FF
0	1	1	1	1	AX7 M93 FF

PV define for M93




PROJECT : AX2/7
Quanta Computer Inc.

Size Custom Document Number
SB820-ACPI/GPIO/USB 2/4

Rev 1A

Date: Thursday, December 24, 2009 Sheet 14 of 42






OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

internal have pull
Hi 10K , confirm AMD
ward this pull Hi
not need

REQUIRED STRAPS




REQUIRED STRAPS


	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM (Default) L,L = FWH ROM	

DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



NB_PWRGD_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)





	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5


























PROJECT : AX2/7
Quanta Computer Inc.

Size Custom Document Number **SB820-STRAPS** Rev 1A
Date: Thursday, December 24, 2009 Sheet 16 of 42



MEM_ID[3:0]	Vendor	Type	Vendor P/N
0000	Samsung - E die	84*16-800MHZ	K4V16104AE-NC12
0001	Rynix - orlon	84*16-800MHZ	H57Q1663BFR-12C
0011			Reserved
0010			Reserved
0101			Reserved
0110			Reserved
0111			Reserved
1000			Reserved
1001			Reserved
1011			Reserved
1010			Reserved
1101			Reserved
1110			Reserved
1111			Reserved

	PWRCNTL1	PWRCNTL0	V-CORE
L	0	0	0.9V
M	0	1	0.96V
H	1	0	1.06V
TBD	1	1	1.12V






It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.



AMD RESERVED CONFIGURATION STRAPS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
H2SYNC	GENERICC
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPIO21_BB_EN	


 NB5/RD2	PROJECT : AX2/7 Qanta Computer Inc.		
	Size Custom PARK_GND / LVDS/ Straps	Document Number PARK_GND / LVDS/ Straps	Rev 1A
Date: Thursday, December 24, 2009 Sheet 19 of 42			



VDDC--Dedicated core power, provides power to the internal logic. 0.9 V - 1.2 V ($\pm 5\%$)


PCIE_VDDC--PCI-E
Digital Power
Supply (Either 1.0
V or 1.1 V) 1.0 V
-5% to 1.1 V +5%

PCIE_VDDC--PCI-E
Digital Power
Supply (Either 1.0
V or 1.1 V) 1.0 V
-5% to 1.1 V +5%




support 16bit
VRAM (64M X 16)


DIVIDER RESISTORS	M93	PARK
MVREF TO 1.8V (Rd)	100R	40.2R
MVREF TO GND (Re)	100R	100R




Note 1 :Do not Install for M9X-S2/S3, Install 240 Ohms 0.5% Resistor for PARK-S3.
 Note 2 :For M9X-S2/S3, J8 Pin Connect to VSS through 240 Ohms(0.5%) resistor.
 For Park-S3, J8 Pin Connect to VSS through 150 Ohms(1%) resistor for DPC_CALR
 Note 3 : For M9X-92/93, K7 Pin (NC_MEM_CALRP1) is Not connected.
 For PARK-S3, K7 Pin (TESTEN#2) connect to TEST_EN Signal At AF24



MEMORY INTERFACE



Designator	M9X-S2 and M93-S3	Park-S3
Ra	DNI	10K
Rb	0R/Short	51R
Rc	2.2K	DNI
Ca	2.2nF	68pF




For PARK-S3 only
 For M9X-S2/S3 with
 DDR3: this pin is
 not in use.




PROJECT : AX2/7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PARK/MEM Interface	1A
Date:	Thursday, December 24, 2009	Sheet 21 of 42




1. If LCD connector near GPU, then place these series Resistors near GPU
2. If LCD connector near N/B, then place these series Resistors near N/B

OPTION SIGNAL FROM NB to LVDS for UMA




OPTION SIGNAL FROM PARK to LVDS for discrete




SI, new option for MUXLESS

SI, add C21 from EMI suggest



SI, R34,R35 change to reserve only and add R33,R37 for MUXLESS





CRT PORT


PV , change footprint
to F3_2X1_65-2_8

PV , change footprint to
dsusb-dsd-15aebb-15p-v-smt


R20 for UAM & MUXLESS use 140 ohm
for DIS use 150 ohm (AMD)




EMI



10.18 CRT_R
10.18 CRT_G
10.18 CRT_B



SI, R4,R10 change
to reserve only and
add R3,R9 for MUXLESS




PROJECT : AX2/7
Quanta Computer Inc.


Size Custom	Document Number CRT	Rev 1A
Date: Thursday, December 24, 2009 Sheet 24 of 42		

UMA/DISCRETE select for HDMI


From RS880M

SI, all add
for MUXLESS

for Layout concern, placement close HDMI conn




From PARK




PV, add for EMI

SI, change to reserve only for MUXLESS

for Layout concern, placement close HDMI conn



PV, add for EMI




UMA RS780M

DIS M92-S



Close to HDMI Connector

HDMI PORT





HDMI HPD SENSE

SI, remove R72 and change R85, Q12 to reserve for MUXLESS

UMA AND DISCRETE HDMI I2C SELECT
Close to HDMI ConnectorPROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
HDMI		
Date: Thursday, December 24, 2009	Sheet 25	of 42





PIN 13	CLK source	Remark
Floating	12M Hz	Xtal
Pull high	48M Hz	Input to RTS5159 pin48



Note:

SD/MMC	MS	XD
SP1		XD_CD#
SP2	SD_WP	
SP3	SD_CD#	
SP4	SD_DAT1	XD_D4
SP5	MS_BS	XD_D5
SP6	MS_D1	XD_D3
SP7	SD_DAT0	MS_D0
SP8	SD_DAT7	MS_D2
SP9	MS_INS#	XD_D2
SP10	SD_DAT6	MS_D3
SP11	SD_CLK	MS_SCLK
SP12	SD_DAT5	XD_D0
SP13	SD_DAT4	XD_WP#
SP14	MS_D1	XD_R/#
SP15	SD_DAT3	XD_WE#
SP16	SD_DAT2	XD_RE#
SP17		XD_ALE
SP18		XD_CE#
SP19		XD_CLE

PV, change to short pad



PV , change to short pad

PV, change to reserve only

PV, delete C824

SI , remove L79,L80,L83,L84

PV , add LDO

Place near CODEC

SI , change L6,L7,L8,L9 to CX5A6601001 from EMI suggest

SPEAKER

Place near SPEAKER CONN

SI , add C42,C45,C46,C47 from EMI suggestion

SI , update footprint to 88266-020L-2P-R-SMT

Place near CODEC

PV, change to reserve only

PV , add R427

TO Internal Mic

PC-BEEP

C835 close to C820 and C820 close to chip


SI, remove U35,C681 , add D40 for audio function not stable

Place Under CODEC



PROJECT : AX2/7
Quanta Computer Inc.


Line out




MIC

SA_A# --> EXT Ear Phone



SA_B# --> EXT MIC



CPU FAN




Modem CONN




PROJECT : AX2/7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	AMP_TPA6017/MDC1.5/CPU FAN	1A
Date: Thursday, December 24, 2009	Sheet 28	of 42


BLUETOOTH





LEFT SIDE USBX2



TOUCH PAD CONN





To TOUCH PAD SW board




SATA HDD CONNECTOR

SI, update P/N : DFHS13FS019

SI, delete CN30 change to ANT CONN




Right SIDE USBX1




PROJECT : AX2/7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	BT/USBX3/TP/HDD	1A
Date: Thursday, December 24, 2009 Sheet 29 of 42		





POWER BUTTON CONNECTOR



1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND


KEYBOARD CONN

PV, update footprint to b1135h-32r1a-tand-32p-1-sm







SI , update P/N

KEYBOARD PULL-UP








SATA CD-ROM

SI , delete CN13 change to ANT CONN




PV, change to reserve only






SI, enable Vari-bright
need pull low





MAX AKE38FP0Z00 2M byte
WINBOND AKE38FP0N01 SPI BIOS
EON AKE38ZA0Q00
SOCKET DG008000031



PV, reserve for identify M93-LP VGA chip



Project Model	
AX 14"	High
AX 15.6"	Low
AX 17.3"	Middle (1.5V)


GPIO42 control fan table




PV, add for EMI

Change D12, D16 to RB500
for current loss







 NBS/RD2	PROJECT : AX2/7 Quanta Computer Inc.	
	Size Custom Document Number Mini CARD/LED	Rev 1A
Date: Thursday, December 24, 2009 Sheet 33 of 42		




+1.1V Volt +/- 5%
Countinue current:5A
Peak current: 7A
OCp minimum: 9A



+1.1V Volt +/- 5%
Continue current: 5A
Peak current: 7A
OCP minimum: 9A




1.2 Volt +/- 5%
Continue current: 0.3A
Peak current: 0.5A





1.1 Volt +/- 5%
Continue current:0.2A
Peak current:0.5A

ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8






PROJECT : AX2/7
Quanta Computer Inc.
SANTOS INTEL


Size	Document Number	Rev
	DDR3 (RT8207)	1A
Date: Thursday, December 24, 2009 Sheet 37 of 42		

	PWRCNTL1	PWRCNTL0	V-CORE
L	0	0	0.9V
M	0	1	0.96V
H	1	0	1.06V
TBD	1	1	1.12V









PROJECT : AX2/7
Quanta Computer Inc.

Size Custom	Document Number +VGACORE (RT8208/1.8V)	Rev 1A
Date: Thursday, December 24, 2009		Sheet 38 of 42



For VDDR 1.05 control





Power & Ground

Label	ACTIVE	Description	Control Signal
+VIN	S0, S3, S4, S5	AC ADAPTER (19V)	
+3VPCU	S0, S3, S4, S5	ALWAYS POWER (3V)	
+3V	S0		MAINON
+3VSUS	S0, S3		SUSON
+3VS5	S0, S3, S4, S5		S5_ON
+3VLAVCC	S0		LAN_POWER
+5VPCU	S0, S3, S4, S5	ALWAYS POWER (5V)	
+5V	S0		MAINON
+5V_VCC1			
+5VALW			
+10VALW			
+15VALW			
+1.8V	S0		+1.5_ON
+1.8VSUS	S0, S3		
+1.5V	S0		MAINON
+1.5VSUS	S0, S3	DDR CORE POWER	SUSON
+1.5VSUS_1			
+1.5V_VGA	S0	VGA , VRAM POWER	+1.5_ON
+1.2V	S0		VRON
+1.2VSUS	S0, S3		SUSON
+1.1V	S0	VDDPCIE - PCIE-E MAIN POWER	VRON
+1.1VS5	S0, S3, S4, S5	STANDBY POWER	S5_ON
+1.1V_DYN	S0	NB VDDC - CORE LOGIC POWER	DYN_PWR_EN
+1.05V	S0	HT POWER (1.05V)	VRON
+1.0V_VGA	S0	PARK DPX_VDD10 POWER	VRON
+2.5V	S0	CPU VDDA POWER	VR2.5_ON
+VCORE0	S0	CPU CORE POWER (?V)	VRON
+VCORE1	S0	CPU CORE POWER (?V)	VRON
+CPUVDDNB	S0	CPU VDDNB POWER	VRON
+0.75_DDR_VTT	S0	DDR COMMAND & CONTROL PULL UP POWER	SUSON
DDR_VTTREF	S0, S3	DDR REFERENCE POWER	SUSON
+VGA_CORE	S0	VGA CORE POWER	MAINON
+AVBAT	S0, S3, S4, S5	RTC & KBC POWER (3_3V)	

SMBUS

DEVICE	ADDRESS	BUS
CLOCK GENERATOR		
DDR3		
CPU THERMAL SENSOR		
CHARGER		

PCB STACK UP

LAYER 1 : TOP
LAYER 2 :GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

PCI DEVICES IRQ ROUTING

DEVICE	IDSEL #	REQ/GNT #	PCI_INT



PROJECT : AX2/7
Quanta Computer Inc.