


Viking-Discrete Block Diagram

Project code : 91.4S501.001
PCB P/N : 06230
Revision : MV-5



SYSTEM DC/DC TPS51120	
INPUTS	OUTPUTS
DCBATOUT	5V_S3 3V_S5
SYSTEM DC/DC MAX8743	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3
SYSTEM DC/DC FAN5234	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE_S0 11A

MAXIM CHARGER MAX8725	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA

CPU DC/DC	
MAX8736ETL	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 44A

PCB LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	GND
L6:	VCC
L7:	Signal 4
L8:	Signal 5
L9:	GND
L10:	Signal 5

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<i>Block Diagram</i>			
Size A3	Document Number		Rev
	Pamirs-Discrete		-5
Date:	Wednesday, September 12, 2007	Sheet 1 of	47

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIe Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIe Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPI020	Reserved	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCl1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCl1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCl1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCl1_05 VRM when sampled high
SATALED#	PCIe LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPI033/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.if high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

XOR Chain Entrance Strap			
ICH_RSVD[3]	AZ DOUT ICH	Description	
0	0	RSVD	
0	1	Enter XOR Chain	
1	0	Normal Operation(default)	
1	1	Set PCIe port cofin bits	

A16 swap override strap		
PCI_GNT#3	low = A16 swap override enable high = default	
BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
0	0	PCT
1	1	LPC(Default)

Integrated VccSus1_05,VccSus1_5,VccCl1_5			
SM_INTVRMEN	High=Enable	Low=Disable	
Integrated VccLAN1_05VccCl1_05			
LAN100_SLP	High=Enable	Low=Disable	


DEFAULE HIGH

No Reboot Strap	
SPKR	LOW = Defaule
	High=No Reboot

8.2K PULL HIGH

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS


SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPI0[20]	PULL-DOWN 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPI023	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD



INTEL CRESTLINE STRAP PIN



CFG Strap	LOW 0	HIGH 1
CFG 5	DMI X 2	DMI X 4 ★
CFG 8 Low Power PCI Express	Normal★	Low Power mode
CFG 9 PCI Express Graphics Lane Reversal	Lane Reversal	Normal Mode(Lanes number in order)★
CFG 16 FSB dynamic ODT	Disabled	Enabled ★
CFG 19 DMI Lane Reserved	Normal Operation ★	Reserved Lane
CFG 20 Concurrent SDVO/PCIE	Only PCIe or SDVO is operation★	PCIe and SDVO are operation simultaneous
SDVO_CTRL_DATA SDVO Present	NO SDVO Card Present ★	SDVO Card Present
CFG 12	XOR/ALL-Z	
CFG 13 LI(00)	Reserved	
LH(01)	XOR Mode Enabled	
HL(10)	All Z Mode Enabled	
HH(11)	Normal Operation	

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Table of Content		
Size A3	Document Number	Rev
	Pamirs-Discrete	SA
Date: Wednesday, September 12, 2007	Sheet 2	of 47




original value: BGA479-SKT6-GPU1



layout note : Change R237 to 649 ohm if using XTP to ITP adapter




<Core Design>


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	Meron(1/3)-AGTL+/XDP
Size	Document Number
Custom	Pamirs-Discrete
Date: Friday, September 14, 2007	Sheet 4 of 47
Rev	SC






Mid Freqenced Decoupling








U23D 4 OF 10

DDR SYSTEM MEMORY A



CRESTLINE-GP-U



U23E 5 OF 10


DDR SYSTEM MEMORY B



CRESTLINE-GP-U

<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CRESTLINE(2/6)-DDR2 A/B CH	
Size	Rev
A3	SA
Date: Wednesday, September 12, 2007	
Sheet 8 of 47	





CRESTLINE-GP-U

Strap Pin Table

CFG[2:0] FSB Freq select	010 = FSB 800MHZ 011 = FSB 667MHZ Others = Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	Reserved
CFG7 (CPU Strap)	0 = Reserved 1 = Mobile CPU *
CFG8 (Low power PCIE)	0 = Normal mode 1 = Low Power mode *
CFG9 (PCIE Graphics Lane Reversal)	0 = Reverse Lane 1 = Normal Operation *
CFG[11:10]	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation (Default)*
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disable 1 = Enable *
CFG[18:17]	Reversed
SDVO_CTRLDATA	0 = No SDVO Device Present * 1 = SDVO Device Present
CFG19(DMI Lane Reversal)	0 = Normal Operation * (Lane number in Order) 1 = Reverse lane
CFG20(PCIE/SDVO concurrent)	0 = Only PCIE or SDVO is operational * 1 = PCIE/SDVO are operating simu.

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CRESTLINE(3/6)-VGA/LVDS/TV	
Size A3	Document Number Pamirs-Discrete
Date: Wednesday, September 12, 2007	Sheet 9 of 47 SA



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRESTLINE(4/6)-PWR

Size



Document Number






A3

Pamirs-Discrete


Date: Wednesday, September 12, 2007

Sheet 10 of 47











Layout Note:
Place near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS



Layout Note:
Place these resistors
closely DM2, all
trace length Max=1.5"




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taippei Hsien 221, Taiwan, R.O.C.

Title		DDR2-SODIMM SLOT2	
Size		Document Number	
Custom		Pamirs-Discrete	
Date		Wednesday, September 12, 2007	
Sheet		14 of 47	
Rev		SA	

CRT I/F & CONNECTOR

Layout Note:
Place these resistors
close to the CRT-out
connector



Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Hsync & Vsync level shift


CRT LEAKAGE 0914

17,42 GMCH_HSYNC







17,42 GMCH_VSYNC

TV OUT CONN

connector



Place this 2 resistors
close to the TV-out
connector



5V @ ext. CRT side

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT/TV Connector

Size

Document Number

Pamirs-Discrete

Rev




SA

Date: Friday, September 14, 2007

Sheet 15 of 47

LED / INVERTER INTERFACE

LCD/INV CONN



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD/Inverter Connector

Size
Custom

Document Number








Pamirs-Discrete

Rev
SA

Date: Wednesday, September 12, 2007

Sheet 16 of 47

Docking Connector





S0 = 4V
S3 = 2.5V
S5 = 0V

<Core Design>



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
Board to board conn/ Docking			
Size A3	Document Number	Rev	
	Pamirs-Discrete	SA	
Date: Friday, September 14, 2007	Sheet	17	of 47



A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enable High= Default *



Boot BIOS Strap		
PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *




<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **ICH8(1/4)-PCI/INT**


Size A3 Document Number: **Pamirs-Discrete** Rev: **SA**

Date: Wednesday, September 12, 2007 Sheet 18 of 47














SATA HD Connector




CD-ROM CONNECTOR



USB PORT





緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
HD/CDROM/USB	
Size A3	Document Number
Date: Wednesday, September 12, 2007	Sheet 23 of 47
Pamirs-Discrete	
SA	





Mini Card Connector 2

Wireless card



Mini Card Connector 1


WWAN




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **MINI CARD CONN.**
Size A3 Document Number **Pamirs-Discrete** Rev **SA**
Date: Wednesday, September 12, 2007 Sheet 26 of 47







PIN09 : GREEN
 PIN11 : ORANGE
 PIN13 : YELLOW





Green : Link up
 Blinking : TX/RX activity

NEWCARD Connector

Place them Near to Chip





For Newcard socket




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
LAN connector/NEW CARD/SIM			
Size A3	Document Number	Pamirs-Discrete	Rev SA
Date: Wednesday, September 12, 2007	Sheet 28	of 47	

CLOSE TO
 TRANSFORMER














CAMERA

Internal Keyboard Connector





31 KROW[1..8] <<< <<< <<<
31 KCOL[1..16] <<< <<< <<<

Keyboard matrix (from vendor)

	US	Eur	Jap
MATRIXID1#	0	1	0
MATRIXID2#	0	0	1




(3.3V)




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title			
KeyBoard-CONN			
Size A3	Document Number	Pamirs-Discrete	Rev SA
Date: Wednesday, September 12, 2007	Sheet 32	of	47




5V_AUX_S5 TO 5V_S5




TPM 1.2



Run Power






Finger Printer






<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
PWRPLANE&RESETLOGIC			
Size	Document Number		Rev
A3			SA
Date: Wednesday, September 12, 2007		Sheet 34 of	47










Vout Setting:
 $0.5V/R_{low} = (V_{out} - 0.5V)/R_{high}$

Low (0V) $\Rightarrow V_o = 1.01V$
 High (3.3V) $\Rightarrow V_o = 1.11V$


1D2V_S0
 Iomax=3A



KEMET NTD:5.615
 100uF, 4V, B2 Size
 Iripple=1.1A, ESR=70mohm


Trace Length=1cm (500mils)
 Trace Width=8mils
 Trace Resistance>25mohm


2D5V_S0
 Iomax=300mA




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title VGA CORE 1V		
Size A3	Document Number Pamirs-Discrete	Rev SA
Date: Wednesday, September 12, 2007 Sheet 40 of 47		







[illegible][illegible]

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Rev
S

Sheet 46 of 47

