


PCB STACK UP


6L Dis.

LX6/7 (Liverpool) BLOCK DIAGRAM


LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : BOT



	DIS	SG/UMA
Ra	NA	0 ohm
Rb	0 ohm	NA
Rc	0 ohm	NA





AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)





AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



	UMA	SG/DIS
R90	NA	NA
R77	NA	3.01K
R79	NA	NA
R87	NA	NA

CFG[1:0] - PCI Express Configuration Select
 * 11 x 1 x 16 PEG
 * 10x 2 x 8 PEG



Size Custom Document Number
PROCESSOR 4/4 (GND)
 Date: Tuesday, February 02, 2010 Sheet 6 of 44


PROJECT : LX6_LX7
Quanta Computer Inc.

Rev 1A


The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on Cfg[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Express Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Express Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0, 14 -> 1

IBEX PEAK-M (HDA,JTAG,SATA)




IBEX PEAK-M (LVDS,DDI)




UMA HDMI signals



RTC



4M byte SPI ROM




Socket: DG008000031
MXIC AKE39FP0200
WINBOND AKE39IP0000



PROJECT : LX6_LX7
Quanta Computer Inc.




Rev	Doc	Doc	Rev
1	1	1	1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6
7	7	7	7
8	8	8	8
9	9	9	9
10	10	10	10



U37E




Right_USB 17"/SATA LED
Right_USB 15"/SATA LED
WLAN
Right_USB 15"
Card Reaer
Blue tooth




FOR SG ONLY



IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)




IBEX PEAK-M (GND)



BOARD ID SETTING

Board ID	ID5	ID4	ID3	ID2	ID1	ID0
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RD1 (0)	RU0 (1)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RD1 (1)	RD0 (0)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RU0 (1)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RD0 (0)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RU0 (1)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RD0 (0)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RU0 (1)

Board ID	ID0	ID1	ID2	ID3	ID4	ID5
LX6	0	1				
LX7	1	0				
Discrete			0	0		
UMA			0	1		
SG			1	0		
LX7 No Subwoofer	1	1				





PV Add option





No Reboot Strap



PROJECT : LX6_LX7
Quanta Computer Inc



Size Custom	Document Number PCH 4/5 (GPIO & Strap)	Rev 1.0
Date: Tuesday, February 02, 2010	Sheet 10 of 44	







Place these Caps near So-Dimm0.

Some Projects replace 100F 0805 by 4.7uF 0603
It can cost down 30%




Place these U27 near So-Dimm0(J0M1A).






Place these Caps near So-Dimm1.

Some Projects replace 100P 0805 by 4.7UF 0603
It can cost down 30%



FOR DIS



for S3 power reduction

12.40.1 +0.75V_DDR_VTT
5.12.29.40.41 +1.5VDD5
2.3.7.8.9.10.11.12.21.22.23.24.25.26.27.28.29.30.31.32.33.34.37.40.41 +3V





Size
Custom


PROJECT : LX6_LX7
Quanta Computer Inc.

Document Number
DDR3 DIMM-1

Rev
1A

Date: Tuesday, February 02, 2010 Sheet 13 of 44






DDR3/GDDR3 Memory Stuff Option

	GDDR5	GDDR3	DDR3
+1.5V_VGA	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R


Designator	For Mannheim
Ra	10K
Rb	51R
Rc	DN1
Ca	68pF



PROJECT : LX6_LX7
Quanta Computer Inc.



STRAPS



Memory Aperture size fix 256M

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET


RECOMMENDED SETTINGS
 0 = DO NOT INSTALL RESISTOR
 1 = INSTALL 10K RESISTOR
 X = DESIGN DEPENDANT
 NA = NOT APPLICABLE


STRAPS	FW	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWR5_ENB	GPI00	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: Full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPI01	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPI02	0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. SS GT/s capability will be controlled by software.	0
RSVD BF_VGA_DS RSVD	GPI08 GPI09 GPI0C1	VGA ENABLED	0 0 0
BIOS_RM_EN	GPI0_22_RM/CS8	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2)	GPI0[3:1]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	
RSVD AUD[0] AUD[0]	GENERICC HSYNC VSYNC	AUD[0] AUD[0] 0: No audio function 0.1 Audio for DisplayPort and HDMI if dangle is detected 1:0 Audio for DisplayPort only 1.1 Audio for both DisplayPort and HDMI	0 0 11


AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED,
THEY MUST NOT CONFLICT DURING RESET

H2SYN0	GENERIC0
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPIO1_BB_EN	














CHANNEL B: 256MB/512MB DDR3

20












2,3,7,8,9,10,11,12,13,21,22,23,24,26,27,28,29,30,31,32,33,34,37,40,41
27 +4.75VAVDD
11,21,22,23,26,28,30,31,33,34,41 +5V





Accelerometer Sensor


SGT-LIS302DLTR interrupt pin default
is low / active Hi , BIOS need to
programming 22h to change status
from active Hi to low




Pin 12: Low	38hex
Pin 12: unconnected/floating	3Ahex

 NB5	PROJECT : LX6_LX7 Quanta Computer Inc.		
	Size Custom	Document Number Audio Jack/Accelerometer	Rev 1A
Date: Tuesday, February 02, 2010		Sheet 26 of 44	


BLUETOOTH



RIGHT SIDE USB2 for 17"




RIGHT SIDE USB for 15"





28


USB fingerprint CON




E-SATA



LEFT USB PORT



Touch screen for 15"



T : Stuffed for RTL8111DL(10/100/1000)

for RTL8111DL use close Pin 44,45






Remove R3571,R3573

R3571 and R3573 are used in RTL8111DL, remove R3573 if switching regulator is enable, Remove R3571 external power is used.

SI del R130


Close to PIN 1

AL08111DB00 RTL8111DL-GR






	PROJECT : LX6_LX7 Quanta Computer Inc.		
	Doc Circuit	Document Number 6103ERJ145	Rev 1A
	Date: Tuesday, February 02, 2010	Sheet 29 of 44	

SATA HDD CONNECTOR



SATA CD-ROM


SATA_2 CONNECTOR
FOR 17.3"

+3V 2,3,7,8,9,10,11,12,13,21,22,23,24,25,26,27,28,29,31,32,33,34,37,40,41
+5V 11,21,22,23,25,26,28,31,33,34,41
+12VALLW 22,34,39,41

	PROJECT : LX6_LX7 Quanta Computer Inc.		
	Site Custom	Document Number ODD/HDD/ANIT	Rev 1A
	Date: Tuesday, February 05, 2010	Sheet 30	of 44


For UMA HDMI function

for UMA




for UMA

Close to HDMI(CN21) Connector



for SG/DIS



Close to HDMI(CN21) Connector



Signals		PDT	CHR	PIM
PC1	Ra	NC	4.7K	NC
HDMI_CFG0	Rb	NC	NC	NC
HDMI_CFG1	Rc	4.7K	NC	NC
REXT	Rd	499	1.2K	4.7K
PC1	Re	NC	NC	4.7K
HDMI_OE#	Rf	NC	4.7K	NC
PC0	Rg	4.7K	4.7K	4.7K


Vendor:PDT P/N:AL888101888
Vendor:CHR P/N:AL887318882
Vendor:PIM P/N:ALP411LS884

U14
for UMA




SI Del Q29,R378,R413,R415


MV Del R678,R669



PV Del R374,R368,R378 BOM



for UMA/DIS/SG








CPU FAN

POWER BUTTON CONNECT





KEYBOARD PULL-UP







clear ABS 758 resin for key cap.

7 LEDs for 15.4" (total LED current 140mA)
11 LEDs for 17" (Total LED current 220mA)




KB backlight for 15"




FOR DIS ONLY


PLTRST# R551 10.4 PEXG_RST#

FOR SG ONLY



+3V 2.3,7,8,9,10,11,12,13,21,22,23,24,25,26,27,28,29,30,31,32,33,37,40,41
+5V 11,21,22,23,25,26,28,30,31,33,41
+3VPCU 7,22,28,32,33,35,36,38,41,42,43
+5V_VGA 15,16,17,18,31,39
+12V_ALW 22,30,39,41
+1.0V_VGA 14,16,19,40
+1.0V_VGA 15,18,19,20,39
+1.0V_VGA 14,16,18,39






+1.8V	5,10,11,21,41
+VIN	22,27,35,37,39,40,41,42,43
+1.05V	2,7,8,9,11,37,43
+3VPCU	7,22,28,32,33,34,35,39,41,42,43
+5VPCU	28,32,35,37,38,39,40,41,42,43






PROJECT : LX6_LX7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+1.05V/+1.8V (RT8204C)	1A
Date: Tuesday, February 02, 2010	Sheet 36 of 44	


	DIS (Clarksfield)	SG/UMA (Arburndle)
不上件		PQ45 PQ46 PQ43 PQ44
PR14	1.91k (OCP=63A) (CS21912FB13)	1.69k (OCP=55A) (CS21692FB01)
PR34	4.7k (CS24762FB10)	4.87k (CS24872FB07)










- | | |
|----------------|---|
| +3V | 2,3,7,8,9,10,11,12,13,21,22,23,24,25,26,27,28,29,30,31,32,33,34,37,41 |
| +VIN | 22,27,35,36,37,39,41,42,43 |
| +5VPCU | 28,32,35,36,37,38,39,41,42,43 |
| +1.5VSUS | 5,12,13,39,41 |
| +1.0V_VGA | 14,16,18,34 |
| +0.75V_DDR_VTT | 12,13,41 |




Do Not add test pad on BATDIS_G signal







Switchable GPIOs	Descriptions
PCH_GPIO52	DGPU_SELECT#
PCH_GPIO16	DGPU_HOLD_RST#
PCH_GPIO36	DGPU_PWR_EN#
PCH_GPIO17	DGPU_PWR_OK
PCH_GPIO54	EDID_ELECT#
PCH_GPIO37	DGPU_PRSENT#



PROJECT : LX6_LX7
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Switch Blockdiagram	1A
Date: Tuesday, February 02, 2010	Sheet 44 of 44	