

Wistron Confidential


MV


2008/07/16

REV :MV-01

NORN 2.0 Block Diagram

Project code : 91.4Y801.001
PCB P/N : 07243-SA
Revision : DB1





<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change Notes List

Size
A3

Document Number
NORN 2.0

Rev
-1

Date: Wednesday, July 16, 2008

Sheet 3 of 52

Voltage Rails

o MEANS ON x MEANS OFF

power plane State	+BB LD03 LD05	+3VALW +5VALW	+1.8V +0.9V	+5VS +3VS +1.5VS +1.05VM +VGA_CORE +CPU_CORE +VCCP	+3VM	CLOCK
S0	O	O	O	O	O	O
S3/M1	O	O	O	X	O	O
S3	O	O	O	X	O	O
S5 S4/AC	O	O	X	X	X	O
S5 S4/Battery only	O	X	X	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X	X	X

PCI Devices

EETERNAL	IDSEL#	REQ/GNT#	PIRQ
Cardreader & 1394	AD22	2	G, E


DMA Channel	Device
DMA0	Modem/LAN
DMA1	ECP
DMA2	Floppy Disk
DMA3	Audio
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused

USB PORT#	Destination
0	Walk-up1 (Right Side)
1	Free
2	EXPRESS SLOT
3	WLAN
4	Walk-up2 (Left Side)
5	Walk-up3
6	Bluetooth
7	WWAN
8	Fingerprint
9	Dock1 (HUB)
10	Camera
11	Dock2 (IDE)



Symbols	Description
DY/DUMMY	No install
1K2J	Resistor 1K ohm ,Size 0402 ,5%
1K3F	Resistor 1K ohm ,Size 0603 ,1%
GP	ROHS parts
NC	Pin no connect to anything

IRQ	Device
0	System Timer
1	Keyboard
2	N/A
3	Serial port (COM2) ,LAN/Modem
4	Serial port (COM1)
5	Audio/VGA
6	Floppy
7	Parallel port
8	System CMOS/Real-time clock
9	Microsoft ACPI
10	N/A, Modem, LAN
11	Mass storage control/PCI simple communication control
12	synactic PS2 port GlidePAD
13	Numeric Data Process
14	Primary IDE interface ,HDD
15	Secondary IDE interface ,CD-ROM
16	Mobile Intel Crestline Express Chipset Family Microsoft UAA Bus Drive for High Definition Audio Intel 82801H (ICH8 Family) PCI Express Root Port -27D0 Broadcom NetXtreme Gigabit Ethernet
17	Intel 82801H (ICH8 Family) PCI Express Root Port -27D2 Broadcom 802.11b/g WLAN Intel 82801H (ICH8 Family) USB Universal Host Control
18	Intel 82801H (ICH8 Family) USB Universal Host Control Richo R5C853 Integrates FlashMedia Control Richo R5C853 Gemcore based SmartCard Control
19	Intel 82801H (ICH8 Family) PCI Express Root Port -27D6 Intel 82801H (ICH8 Family) USB Universal Host Control
20	Intel 82801H (ICH8 Family) USB Universal Host Control Intel 82801H (ICH8 Family) USB2 Enhanced Host Control
21	Intel 82801H (ICH8 Family) USB Universal Host Control
22	SDA Standard Compliant SD Host Control
23	HP Mobile Data Protection Sensor

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Notes List		
Size A3	Document Number NORN 2.0	Rev -1
Date: Wednesday, July 16, 2008	Sheet 4	of 52


4 WIRE PWM Fan Control circuit



H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil

ITP Connector

- 1 TDI
- 2 TMS
- 3 TRST#
- 4 NC
- 5 TCK
- 6 NC
- 7 TDO
- 8 BCLK#
- 9 BCLK
- 10 GND
- 11 FBO
- 12 RESET#
- 13 BPM5#
- 14 GND
- 15 BPM4#
- 16 GND
- 17 BPM3#
- 18 GND
- 19 BPM2#
- 20 GND
- 21 BPM1#
- 22 GND
- 23 BPM0#
- 24 DBA#
- 25 DBR#
- 26 VCC
- 27 VCC
- 28 VCC



1205 DB2 Not install R422.
To solve +3VS leakage Voltage.
0313 SI1b Install R422 to solve auto shutdown issue.


Reserve for ITP






0513 PV Not install R429, R412 and R436.
0522 PV Install R429, R435, R437 and R412.

<Core Data> Replace R310 with in 200ps (~1") to CPU

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.


layout note : R7,R10 Pull near cpu





H_SWING routing Trace width and Spacing use 10 / 20 mil



H_SWING Resistors and Capacitors close MCH 500 mil (MAX)



H_RCOMP routing Trace width and Spacing use 10 / 20 mil





Place them near to the chip (< 0.5"







<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.













SO-DIMM 1
REVERSE
Foxcon Black
62.10017.E11

Title			
DDRII-SODIMM SLOT1			
Size Custom	Document Number		Rev
	NORN 2.0		-1
Date:	Wednesday, July 16, 2008	Sheet 14 of	52









CRT

Layout Note : HSYNC & VSYNC SHOULD BE ROUTED TO DOCK CRT CONN. ,THEN TO SYSTEM CRT CONN.




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CRT/TV CONNECTOR		
Size A3	Document Number	Rev -1
NORN 2.0		
Date: Wednesday, July 16, 2008	Sheet 17	of 52

LVDS CONN


1016 DB1 Change the P/N of LVDS.



Near the LVDS1 connector



0321 SI2a




1024 DB1 Reserve Pads for RF solution.


Place close to LVDS1.

SUPPORT LED INVETER


1019 DB1 Reserve C700, C710 and C711 and place near to LVDS1.




Place close to LVDS1.



0321 SI2a To solve LCD panel lightnen when inserting power.




LCD POWER CIRCUIT




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title			LCD CONN.
Size	Document Number	Rev	
A3		-1	
Date: Wednesday, July 16, 2008			Sheet 18 of 52








48 PCI_AD[0..31] <<<



U60B 2 OF 6



PCI



Interrupt I/F



ICH9M-1-GP




BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	PCI
A16 swap override strap		
PCI_GNT#3	Low = A16 swap override enable high = default	

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
ICH9M(1/5)-PCI		
Size	Document Number	Rev
		-1
NORN 2.0		
Date: Wednesday, July 16, 2008	Sheet 19	of 52



Pair	Device
0	USB1
1	Free
2	EX-P
3	WLAN
4	USB2
5	USB3
6	BLUETOOTH
7	WWAN
8	FignerPrint
9	DOCK1
10	WEBCAM
11	DOCK2


Title		
Size		
Date		
Document Number		
Rev		
Sheet		
of		
52		






VSS_NCTF A1 ICH_GND1 TP27
VSS_NCTF A25 ICH_GND2 TP29
VSS_NCTF AE1 ICH_GND3 TP22
VSS_NCTF AE25 ICH_GND4 TP20

NCTF PIN




Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance


SMBUS



0709 MV Not install U49, U79, R621, R620, R284 and R767.




0709 MV Install R282, R286, R234 and R225 with 0402_0 ohm pads.




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: ICH9M(5/5)-GND	
Size	Document Number
Date: Wednesday, July 16, 2008	
Sheet 23 of 52	
Rev -1	

SATA HDD


1016 DB1 Change SATA1 connector to 14 pins.
1018 DB1 Change SATA1 connector to 30 pins.
1018 DB1 Change SATA1 connector to 24 pins.





1023 DB1 Remove R384.




Place them Near to Chip



Place them Near to Connector







NEWCARD Connector



1018 DB1 No install R255 and Q21.

21,25,28,29,32,34,35,36,39,42,43,46 SLP_S3#





<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Magnetic & RJ45/RJ11			
Size A3	Document Number	Rev	
	NORN 2.0	-1	
Date:	Wednesday, July 16, 2008	Sheet	26 of 52

PORT	PLACE TO
MONO_OUT	X
PORT A	HP OUT (AUDIO BD)
PORT B	MIC (AUDIO BD)
PORT C	INT MIC
PORT D	DOCK LINE OUT
PORT E	DOCK LINE IN
PORT F	MB SPKR

Place close to CODEC Pin7

Use Double VIAS



Note:
C71 close to CODEC pin9
C74 close to CODEC pin3

Place between DGND & AGND & close to G913

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.










AC97 CODEC AD1984A

NORN 2.0

Size A3 Document Number Rev -1

Date: Wednesday, July 16, 2008 Sheet 28 of 52

Layout Note:
Use double via from pin 7 to DGND.
Make short direct connection.



Q120 SI1 Change R249 from 56R to 15R.



```
32M SPI
> 72.25325.A01    MX25L3205DM2I-12G, by MXIC
32M SPI
> 72.26321.A01    IC FEROM AT26DF321-SU, by Atmel
```


[illegible]

1. Keep traces of SPI as short as possible and keep trace spacing close to 7mils to any other signal (basically follow specs).
2. AMT designs need 2x2MB SPI parts in addition to connecting to a debug connector. Keep stuffing options from 2nd SPI part to debug connector very close to 2nd part so stub effect can be eliminated during testing as needed.


[illegible]

Mini-PCIE Card LED control circuit


The circuit is powered by +3VS and includes three LEDs: WW_LED# 27 (green), WL_LED# 27 (blue), and WL_AMBER_LED# 27 (red). It features three PDA114YT-GP-U transistors (Q10, Q8, Q9) and a 2N7002W-7-GP MOSFET (Q54). Resistors R785, R347, R348, and R349 are used for current limiting. The circuit is controlled by signals from the Core Design.




MDC 1.5 Conn.



1129 DB2




1203 DB2 Add Touch Pad ON/OFF LED circuit.




1205 DB2

1206 DB2 Install R834.


Power Button & LED




INT_KBD CONN.




1130 DB2



Touch_Pad CONN.



TrackPoint CONN.



0319 SI2a

偉創資通 Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

File: MDC/KBD/ON OFF/T.P.


Size: A3 Document Number: NORN 2.0

Date: Wednesday, July 16, 2008 Sheet 33 of 52

Rev: -1




1001 DB1 Add RC for EMI resquest.




MAX4596

IN	NO TO COM COM TO NO
L	OFF
H	ON

CLOSE DOCKING CONN.



1002 DB1




0513 PV Change the power source of +3VM_LAN_LED to +3VM_LAN.

1015 DB1 Remove TV-OUT connection.


D_VSYNC

D_HSYNC

0514 PV Change R344, R345 and R346 from 0 ohm to 22 ohm@100MHz beads.




1018 DB1




0227 SI1b Swap the connections of U3-1 and U3-6.

DOCK CONN. 100 PIN




Power Pins

2 sets
Set 1 = 18.5V @ 4A per contact
Set 2 = VBATR @ 3A per contact




<Core Design>


+1.05VM to +VCCP Transfer




+3VALW to +3VM Transfer




+3VALW to +3VS Transfer




+3VALW to +3VM_WOL





+5VALW to +5VS Transfer



Discharge circuit-2 for V-M




Discharge circuit-1




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
DC/DC Circuit		
Size	Document Number	Rev
A3		-1
NORN 2.0		
Date:	Wednesday, July 16, 2008	Sheet 35 of 52






Adaptor in to generate DCBATOUT

Current Rating 6 A




MAIN BATTERY CONNECTOR

Current Rating 6 A




Layout Note:
Place R677, R678, R423, R818,
C618, C617, C613 and C609 close to BAT1.

1008 DB1 Remove D74 and
move D68, D73 and D75 to Page32.




1017 DB1 Change +3VALW to +3VL.





BAY BATTERY CONNECTOR

Current Rating 6 A




Layout Note:
Place R704, R705, R709, R707,
C639, C640, C635 and C636 close to BAT2.

1008 DB1 Remove D77 and
move D76, D78 and D79 to Page32.





1017 DB1 Change +3VALW to +3VL.



<Core Design>


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
Size Custom		DC & BATTERY CONN.	
Date: Wednesday, July 16, 2008		Document Number	
Sheet 38 of 52		NORN 2.0	
Rev -1		Date:	





0212 SI1 Change the dielectric of C783 from Y5V to X7R.

1023 DB1 Remove U124, R874 and R875.



SC412A for 1D8V / RT9026_0D9V

1019 DB1 Reserve 0.1u and 2200pF caps and place near to U147.

1D8V_PWR
10A , OCP >16A

0120 SI1 Not install R246 and C714.

84.08880.037
FDS8880, Id=10.7A
Qg=12~16nC,
Rdson=9.6~12mohm

0522 PV
Change R238 to 15K ohm.

84.08672.A37
FDS6676AS, Id=15A
Qg=15~21nC,
Rdson=5.3~7mohm

68.1R01A.20B
CYNTEC 1uH
Idc=11A 6.5*6.9*3
DCR=10mOhm

0212 SI1 Install R581 and C659 for RF snubber circuit.

Close to SC412A

0D9V
Iomax=2A

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title SC 412A 1D8V/0.9VP RT9026		
Size A3	Document Number NORN 2.0	Rev -1
Date: Wednesday, July 16, 2008	Sheet 43	of 52



U19= 84.01426.037

U20 ,U98= 84.01412.037

1019 DB1 Reserve 0.1u and 2200pF caps
and place near to U152.

I_{max}=18A
OCP>=24A


PANASONIC
330uF / 2V / X size
ESR=9mohm / I_{ripple}=3.0A


1019 DB1 Reserve pads.
Place R1457 and C1287 close to U154.


When test without cpu,
R581 & R582 change to 0 ohms


<Core Design>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title		CPU CORE(2/2) ISL6261A	
Size A3	Document Number	Norn 2.0	Rev -1
Date:	Wednesday, July 16, 2008	Sheet	45 of 52









CAMERA

1203 DB2 Remove R167, R168, R139 and R140 pads.

21 USB20_P10 <<< USB 10+



21 USB20_N10 <<< USB 10-

FingerPrint



21 USB20_P8 <<< USB 8+

21 USB20_N8 <<< USB 8-

HOTSTART




FingerPrint Conn.




Place these 4 Caps close to CAP1.

1203 DB2 Remove ESD diodes U27 and U31.


1011 DB1 Correct netnames.



CAMERA Conn.



SYSTEM CAPACITY BOARD.



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title		Camera/W-COM/Light Sensor	
Size	A3	Document Number	NORN 2.0
Date	Wednesday, July 16, 2008	Sheet	50 of 52

