

Wistron Confidential

SI2


2009/09/10

REV :SI2-01

<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
NORN 3.0			
Size A3	Document Number		Rev
	NORN 3.0		SE
Date: Thursday, September 10, 2009		Sheet	1 of 57

Norn3.0 BLOCK DIAGRAM




<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title				
Block Diagram				
Size	Document Number			Rev
Custom	NORN 3.0			SE
Date:	Monday, August 17, 2009	Sheet	2 of 57	



<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
<i>Change Notes List</i>			
Size A3	Document Number NORN 3.0		Rev SE
Date: Monday, August 17, 2009	Sheet	3	of 57

Voltage Rails

o MEANS ON x MEANS OFF

power plane State	+3VL VL	+3VALW +5VALW	+1.5V +0.75VS	+5VS +3VS +1.8VS +1.5VS +VCCP +1.05VS +VCC_CORE +VCC_GFXCORE	+3VM +1.05VM	CLOCK
S0	O	O	O	O	O	O
S3/M1	O	O	O	X	O	O
S3	O	O	O	X	O	O
S5 S4/AC	O	O	X	X	X	O
S5 S4/Battery only	O	X	X	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X	X	X

PCI Devices

EETERNAL	IDSEL#	REQ/GNT#	PIRQ
Cardreader & 1394	AD22	2	G,E

DMA Channel	Device
DMA0	Modem/LAN
DMA1	ECP
DMA2	Floppy Disk
DMA3	Audio
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused

USB PORT#	Destination
0	Walk-up1 (Right Side)
1	Walk-up2 (Right Side)
2	Walk-up3 (Left Side)
3	Free
4	EXPRESS SLOT
5	Free
6	WLAN
7	Free
8	Bluetooth
9	WWAN
10	Fingerprint
11	Dock1 (HUB)
12	Webcam
13	Dock2 (IDE)

Symbols	Description
DY/DUMMY	No install
1KR2J	Resistor 1K ohm ,Size 0402 ,5%
1KR3F	Resistor 1K ohm ,Size 0603 ,1%
GP	ROHS parts
NC	Pin no connect to anything

IRQ	Device
0	System Timer
1	Keyboard
2	N/A
3	Serial port (COM2) ,LAN/Modem
4	Serial port (COM1)
5	Audio/VGA
6	Floppy
7	Parallel port
8	System CMOS/Real-time clock
9	Microsoft ACPI
10	N/A, Modem, LAN
11	Mass storage control/PCI simple communication control
12	synactic PS2 port GlidePAD
13	Numeric Data Process
14	Primary IDE interface ,HDD
15	Secondary IDE interface ,CD-ROM
16	Mobile Intel Crestline Express Chipset Family Microsoft UAA Bus Drive for High Definition Audio Intel 82801H (ICH8 Family) PCI Express Root Port -27D0 Broadcom NetXtreme Gigabit Ethernet
17	Intel 82801H (ICH8 Family) PCI Express Root Port -27D2 Broadcom 802.11b/g WLAN Intel 82801H (ICH8 Family) USB Universal Host Control
18	Intel 82801H (ICH8 Family) USB Universal Host Control Richo R5C853 Integrates FlashMedia Control Richo R5C853 Gemcore based SmartCard Control
19	Intel 82801H (ICH8 Family) PCI Express Root Port -27D6 Intel 82801H (ICH8 Family) USB Universal Host Control
20	Intel 82801H (ICH8 Family) USB Universal Host Control Intel 82801H (ICH8 Family) USB2 Enhanced Host Control
21	Intel 82801H (ICH8 Family) USB Universal Host Control
22	SDA Standard Compliant SD Host Control
23	HP Mobile Data Protection Sensor

<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Notes List

Size
A3

Document Number
NORN 3.0


Rev
SE


Date
Monday, August 17, 2009


Sheet
4

of
57

trace lenth <0.5"








Please note that the VTT Rail Values are Auburndale
VTT=1.05V; Clarksfield
VTT=1.1V

H_VTTVID1 = Low, 1.1V

H_VTTVID1 = High, 1.05V



<Core Design>

wistron


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title
Auburndale(4/8)-POWER


Size A3 Document Number
NORN 3.0

Rev
SE


Date: Thursday, September 10, 2009 Sheet 8 of 57




CFG Straps for Processor




Only temporary for early CFD samples (rPGA/BGA)



BGA Ball Cracking Prevention and Detection



CFG0
CFG1
CFG2
CFG3
CFG4
CFG5
CFG6
CFG7
CFG8
CFG9
CFG10
CFG11
CFG12
CFG13
CFG14
CFG15
CFG16
CFG17



CPU1E

5 OF 10


0623 SI1

RESERVED


NCTF_TEST_PIN:
A5, A68, A69, A71, C3, C71, E1, E71, BK1, BR71,
BT1, BT71, BV1, BV3, BV5, BV68, BV69, BV71.



AUBURNDALE-1-GP-U2-NF

RSVD#W66
RSVD#W64
RSVD#AC69
RSVD#AA71
RSVD#AA69
RSVD#R66
RSVD#R64
RSVD_NCTF#BT5
RSVD_NCTF#BR5
RSVD_NCTF#BV6
RSVD_NCTF#BV8
RSVD#AV69
RSVD#AK71
RSVD#AN69
RSVD#AP66
RSVD#AH66
RSVD#AK66
RSVD#AK69
RSVD#AU71
RSVD#AT70
RSVD#AR69
RSVD#AU69
RSVD#AT67
RSVD_TP2
RSVD_TP1
RSVD#AV4
RSVD#AU2
RSVD#BE69
RSVD#BE71
BV71 DC TEST# BV71 69
BV69 DC TEST# BV68
BV68 DC TEST# BV5
BV5 DC TEST# BT3 BV3
BV3 DC TEST# BV1 BT1
BT71 DC TEST# BT69 71
BT69 DC TEST# BT3
BT3 DC TEST# BT1
BT1 DC TEST# BR71
BR71 DC TEST# BR1
BR1 DC TEST# E71
E71 DC TEST# C71 A71
C71 DC TEST# C69 A69
C69 DC TEST# C3
A71 DC TEST# A69
A69 DC TEST# A68
A68 DC TEST# A5








<Core Design>






4 WIRE PWM Fan Control circuit






Place these caps close to VTT1 and VTT2.



Place these caps close to VTT1 and VTT2.

<Core Design>



No need to place those cap. near PCH1.

EXP



WLAN




NIC







0608 SI1
0626 SI1

EXP






WLAN



DDR_THERMAL

INTEL LAN

EC_CAP







Layout Notes:

Make sure that the stubs to the test points (CLK_PCI_FB, CLK_BUF_BCLK, CLK_BUF_BCLK#, XTAL25_OUT) in the layout are as short as possible on the high speed signals.


<Core Design>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title: PCH(2/9)-PCIE+SMBUS+CLK			
Size: A3	Document Number: NORN 3.0	Rev: SE	
Date: Thursday, September 10, 2009 Sheet 17 of 57			




<Core Design>

			Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title PCH(3/9)-DMI+FDI+GPIO				
Size A3	Document Number NORN 3.0			Rev SE
Date: Thursday, September 10, 2009 Sheet 18 of 57				




Place Close IbexPeak-M



CRT Termination/EMI Filter

T-Filter network should be placed near IbexPeak-M.





<Core Design>


wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			PCH(4/9)-LVDS+DDI	
Size	Document Number	Rev		
A3		NORN 3.0		SE
Date:	Thursday, September 10, 2009	Sheet	19	of 57



The stubs between these resistors and the signals to PCH XDP need to be as short as possible.



Place those resistors far from PCH1.


<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **PCH(6/9)-GPIO+VSS NCTF+RSVD**

Size: A3 Document Number: **NORN 3.0** Rev: SE

Date: Thursday, September 10, 2009 Sheet: 21 of 57



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

PCH(7/9)-POWER

Size

Document Number



NORN 3.0

Rev

SE

Date: Monday, August 17, 2009

Sheet 22 of 57




<Core Design>

wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title: **PCH(9/9)-GND**

Size: A3	Document Number: NORN 3.0	Rev: SE
Date: Monday, August 17, 2009	Sheet: 24	of 57

0626 SI1
Remove XDP2 and relative circuits.
0711 SI1-R
Add back.



Place those AFTP at bottom side.



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

PCH XDP

Size
A3

Document Number





NORN 3.0

Rev

SE


Date: Thursday, September 10, 2009

Sheet 25 of 57



SLG8SP585VTR-GP
71.08585.003
2nd = 71.93197.003



CL=20pF±0.2pF



Layout Notes:

Make sure that the stubs to the test points (CK_PWRGD, CLK_EN#, GEN_XTAL_OUT) in the layout are as short as possible on the high speed signals.


FSC	0	1
SPEED	133MHz (Default)	100MHz





<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
		Title Clock Generator SLG8SP585	
Size A3	Document Number NORN 3.0	Rev SE	
Date:	Thursday, September 10, 2009	Sheet	26 of 57

CRT connector




Place near the CRT connector



PLACE CLOSE TO VGA

Layout Note: D_HSVC & D_VSYNC should be routed to docking connector then to VGA connector




PLACE CLOSE TO VGA




<Core Design>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title: CRT/TV CONNECTOR			
Size: A3	Document Number: NORN 3.0	Rev: SE	
Date: Thursday, September 10, 2009	Sheet: 27	of: 57	



eDP CONN




LCD POWER CIRCUIT





SATA HDD



Place them Near to Connector




NEWCARD Connector




<Core Design>


		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title <i>HDD /NEW CARD CONN.</i>			
Size A3	Document Number NORN 3.0		Rev SE
Date:	Thursday, September 10, 2009	Sheet 29 of 57	




0825 SI2



Place this capacitor close to the U140



0608 SI1



Layout Notes:

Make sure that the stubs to the test points(XTAL2) in the layout are as short as possible on the high speed signals.

<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Intel 82577 BavoZ

Size

Document Number

NORN 3.0


Rev

SE

Date: Thursday, September 10, 2009

Sheet 30 of 57

BRAIDWOOD RIGHT ANGLED CONNECTOR



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

NAND FLASH CONN

Size

Document Number


NORN 3.0

Rev

SE

Date: Thursday, September 10, 2009

Sheet 33 of 57



PORT	PLACE TO
MONO_OUT	X
PORT A	Dock Line Out
PORT B	External MIC
PORT C	Internal MIC
PORT D	Internal Speaker
PORT E	Line In
PORT F	Internal Headphone

<Core Design>

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

HD AUDIO CODEC 92HD75B

Size A3

Document Number

NORN 3.0

Rev SE

Date

Thursday, September 10, 2009


Sheet

34


of

57



AMP. for Internal Microphone




INT. MIC CONN



AUDIO CONN




AMP. for External Microphone



VREF BUFFER

AMP. For Internal Speaker & HeadPhone.










GAIN0	GAIN1	Av (Inv)
0	0	6.08
1	1	15.608
1	1	21.608

<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei



Title			AMP & Audio Conn.	
Size	Document Number		Rev	
A3	NORN 3.0		SE	
Date:	Thursday, September 10, 2009	Sheet	35	of 57



<Core Design>



		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
<i>USB&1394 & BT Connector</i>			
Size A3	Document Number NORN 3.0		Rev SE
Date: Thursday, September 10, 2009	Sheet 36	of 57	

8Mb x 1




Layout Notes:

Make sure that the stubs to the test points (TPM_XTALO) in the layout are as short as possible on the high speed signals.



<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
<i>TPM/BIOS/24 DEBUG PORT</i>			
Size A3	Document Number NORN 3.0		Rev SE
Date: Thursday, September 10, 2009	Sheet 37	of 57	



Layout Notes:
Make sure that the stubs to the test points(KBC_PWR_ON, 1098_XTAL1) in the layout are as short as possible on the high speed signals.

ID	R292	R295	R296	R298
DB1	X			
DB2	X		X	
DBx	X			X
SI1		X		
SI2		X	X	
SIx		X		X
PV				
N/A				
N/A				
PVx				X
N/A				
N/A				
MV				


<Core Design>

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


KBC SMSC 1098
Title
Size A3 Document Number
NORN 3.0
Date: Thursday, September 10, 2009 Sheet 38 of 57

Rev SE


MDC 1.5 Conn.




INT_KBD CONN.



Touch_Pad CONN.




TrackPoint CONN.




<Core Design>

wistron


Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei




+1.05VM_LAN to +1.05VS Transfer




+1.5V to +1.5VS Transfer




Discharge circuit-2 fot V-M




+3VALW to +3VS Transfer






+1.05VM_LAN to +1.05VM Transfer





+3VALW to +3VM Transfer



+5VALW to +5VS Transfer



Discharge circuit-1



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

DC/DC Circuit

Size

Document Number

NORN 3.0

Rev

Date

Thursday, September 10, 2009


Sheet

41

of


57

SE




<Core Design>

			Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei		
Title: POK CKT					
Size: A3	Document Number: NORN 3.0				Rev: SE
Date:	Thursday, September 10, 2009		Sheet: 42	of 57	






<Core Design>




Adaptor in to generate DCBATOUT

Current Rating 6 A





MAIN BATTERY CONNECTOR

Current Rating 6 A




Layout Note:
Place R663, R666, R668,
C734, C738, and C737 close to BAT1.





BAY BATTERY CONNECTOR

Current Rating 6 A





Layout Note:
Place R715, R716, R717,
C749, C748, and C747 close to BAT2.






<Core Design>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title <i>DC & BATTERY CONN.</i>			
Size Custom	Document Number NORN 3.0		Rev SE
Date: Thursday, September 10, 2009	Sheet 44	of 57	









	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

84.08880.037
FDS8880, Id=10.7A
Qg=12~16nC,
Rdson=9.6~12mohm

84.08672.A37
FDS8672S, Id=15A
Qg=29~41nC,
Rdson=5.3~7mohm




<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **TPS51117 +1.05VM LAN / +1.5V**

Size A3	Document Number NORN 3.0	Rev SE
Date: Thursday, September 10, 2009	Sheet 48 of 57	





84.08692.037
Id=10.5A
Qg=8.7~13nC,
Rdson=10.5~14mohm

BSC119N03MSC-G-GP




50 51621_DRVH1 >>
50 51621_LL1 <<
50 51621_DRVL1 >>

84.07672.037
Id=15A
Qg=15~21nC,
Rdson=5.2~6.9mohm



0623 SI1



68.R3610.20C
0.36UH, DCR=1.05+/-5%
Idc=30A, Isat=60A

L6



L-D36UH-3-GP



G42 GAP-CLOSE-PWR-3-GP



G43 GAP-CLOSE-PWR-3-GP



L1- 50

L1+ 50



TC29



TC6




TC24



80.4771V.A9L
NEC 470uF / 2.5V
ESR=4.5mohm / Iripple=5.27A

Iomax=35A
OCP>=52A



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title **CPU CORE(2/2) TPS51621**


Size A3 Document Number


NORN 3.0

Rev


SE

Date: Thursday, September 10, 2009 Sheet 51 of 57






Place C345 and C346, and X3 as close to R5C835 as possible.
GUARD GND













Place R576 and C693 as close to R5C835 as possible.




Layout notes :
external parts for VREF, REXT and FILO as close as possible to R5C835.





Layout Notes:
Make sure that the stubs to the test points(1394_X0) in the layout are as short as possible on the high speed signals.



CAP BD CONN.



Vol up , Vol down , Mute ,Presentation



Place these 4 Caps close to CAP1.

<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

CAP CONN.

Size

Document Number




NORN 3.0

Rev

SE

Date: Thursday, September 10, 2009



Sheet 56 of 57



ZZ-HOLE335R189 ZZ-HOLE335R189 ZZ-HOLE335R189 ZZ-HOLE335R189 ZZ-HTE585R24-L-3ZZ-HTE585R24-L-35



HOLET177B129R118HOLET177B129R118HOLET177B129R118HOLET177B129R113-OPHOLET177B129R113-OP



<Core Design>