

Compal Confidential

Broadwell M/B Schematics Document

Intel ULV Processor with DDR3L

Date : 2015/04/14

Version 1.0


*Project : Puccini (15")
ABW50*

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Cover Page	
				Date: Wednesday, April 22, 2015	Sheet 1 of 63

Compal Confidential
Model Name : Broadwell U

File Name :
LA-C501PR01

Broadwell U Block Diagram



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagrams
Size	Document Number	Rev		
Custom	LA-C501P	1.0		
Date:	Wednesday, April 22, 2015	Sheet	2	of 63

Power rail	Control (EC)	Source (CPU)
+RTCVCC	X	X
VIN	X	X
BATT+	X	X
+19VB	X	X
+VL	X	X
+3VL	X	X
+5VALW	EC_ON	X
+3VALW	EC_ON	X
+3VL_EC	EC_ON	X
+3V_PCH	PCH_PWR_EN	X
+1.35V_VDDQ	SYSON	PM_SLP_S5#/PM_SLP_S4#
+5VS	SUSP#	PM_SLP_S3#
+3VS	SUSP#	PM_SLP_S3#
+1.5VS	SUSP#	PM_SLP_S3#
+1.05VS	SUSP#	PM_SLP_S3#
+0.6V_0.675VS	SUSP#	
+VCC_CORE	X	VR12.5_VR_ON

@ is NO SMT part (empty)
short@ : short pad , don't pop.
@EMI@, @ESD@, @RF@ : Reserve , don't pop.
RF@ : RF team request, must add.
EMI@ : EMI team request, must add.
ESD@ : ESD team request, must add.
LVDS@ : Support LVDS panel.
DIS@ : GPU BOM conf i g

ZZZ
PCB
Part Number = DA21D000100
PCB 100 LA-C501P REV0 M8 4

45@	ROYALTY HDMI W/LOGO
Part Number	Description
R00000002HM	HDMI W/Logo: R00000002HM
R00000003HM	

SOC SMBUS Address Table

SOC_SMBUS Net Name	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SOC_SMBCLK SOC_SMBDATA	+3VS	DIMMA	0xA0	TBC	TBC
	+3V_PCH	DIMMB	0xA4	TBC	TBC
SOC_SML0CLK SOC_SML0DATA	+3V_PCH	NA	NA	TBC	TBC
		EC	0x1A 0x19	TBC	TBC
SOC_SML1CLK SOC_SML1DATA		DGPU	0x96	TBC	TBC
		Thermal Sensor	0x4C	TBC	TBC
		LVDS	0x94~97 0x6A 0x6B	TBC	TBC

<USB2.0 port>

USB2.0 port	DESTINATION	
	UMA	Dis
0	USB 2.0/3.0(left side)	USB 2.0/3.0(left side)
1	USB 2.0/3.0(left side)	USB 2.0/3.0(left side)
2	USB 2.0/3.0(left side)	USB 2.0/3.0(left side)
3	USB 2.0/3.0(right side)	USB 2.0/3.0(right side)
4	WLAN/BT	WLAN/BT
5	Camera	Camera
6	X	X
7	FingerPrint	FingerPrint

EC SMBUS Address Table

EC_SMBUS Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SMBUS Port 1	+3VLP_EC	BAT	0x14 0x15	TBC	TBC
		CHGR	0x12	TBC	TBC
		G-Sensor	0x29	TBC	TBC
SMBUS Port 2					

<PCI-E,SATA,USB3.0>

Lane#	PCI-E	SATA	USB3.0	DESTINATION	
				UMA	Dis
1			1	USB3.0	USB3.0
2			2	USB3.0	USB3.0
3	1		3	USB3.0	USB3.0
4	2		4	USB3.0	USB3.0
5	3			10/100/1000 LAN	10/100/1000 LAN
6	4			Card reader(PCI-E)	Card reader(PCI-E)
7				GPU(DIS only)	GPU(DIS only)
8				GPU(DIS only)	GPU(DIS only)
9				GPU(DIS only)	GPU(DIS only)
10				GPU(DIS only)	GPU(DIS only)
11	L0	3		WLAN	WLAN
12	L1	2		ODD	ODD
13	L2	1		HDD	HDD
14	L3	0		SSD	SSD

I2C Address Table

I2C Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
I2C 0	+3VS	Touch Panel	0x20	TBC	TBC
I2C 1	+3VS	NA		TBC	TBC


CPU Memory down vender control table

CPU_GPIO50 SDRAM_ID4	CPU_GPIO49 SDRAM_ID3	CPU_GPIO48 SDRAM_ID2	CPU_GPIO47 SDRAM_ID1	Vender	MD size	Vender descrt i on Note	Project
0	0	0	0	X	X	X	SODIMMx2 (A,B)
0	0	0	1	X	X	X	SODIMMx1(A) No MDx16bitx4pcs (B) 13"
0	0	1	0	Micron	256x16	MT41K512M16TNA-125:E	SODIMMx1(A) MDx16bitx4pcs (B) 13"
0	0	1	1	Samsung	256x16	4B8G1646Q-MYK0	SODIMMx1(A) MDx16bitx4pcs (B) 13"
0	1	0	0	Hynix	256x16	H5TC8G63AMR-PBA	SODIMMx1(A) MDx16bitx4pcs (B) 13"
0	1	0	1	Micron	512x8	MT41K512M8RG-107:N	MDx8bitx8pcs (A) SODIMMx1(B) 14"
0	1	1	0	Samsung	512x8	K4B4G0846Q-HYK0	MDx8bitx8pcs (A) SODIMMx1(B) 14"
0	1	1	1	Hynix	512x8	H5TC4G83BFR-PBA	MDx8bitx8pcs (A) SODIMMx1(B) 14"

WWW.AliSaler.Com


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2015/04/13	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				8928 Document Number Custom LA-C501P	Rev 1.0
Date: Wednesday, April 22, 2015				Sheet	3 of 63

Interleaved Memory












Interleaved Memory

Security Classification		Compal Secret Data	
Issued Date	2015/04/13	Deciphered Date	2018/04/13
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc. DDRIII	
Size	Document Number	Rev	
Custom	LA-C501P	1.0	
Date:	Wednesday, April 22, 2015	Sheet	5 of 63




Topolog	Description	Be st Use for	Resistors Stuffed	Resistors uStuffed
Default Setting: Dual TCK S can Chains (also known as "Shared JTAG" in other docum ent)	In this topology, the CPU JTAG chain will be controlled by TCK0 and TCK1 will control the PCH JTAG chain.	- Run control oper. - ME/Sx debug	R1d,R2,R3d, R4,R5,J1d J2d,J3d* J4d and Rs5*	J1s, J2s, J3s R6,R7,R8,R9
Single TCK scan chain (also known as "Com m on JTAG" in other docum ent)	In th is topolog y, PCH TDI- TD0 and CPU TDI-TD0 will be chained to form one JTAG scan chain controlled by TCK0	-B oundary Scan/ Manufacturing est	J1s,J2s,J3s** R2,R4,R5,R5s**	R1d,r3d,J1d,J2d J3d**, J4d, R6,R7,R8,R9

- Each PQE LK RQ# needs to be routed to PQE Part (n+1) - New to LPT-IP and what is not clear in EDS. Updated in LPT-LP EDS SU Rev1.5.1 (#508767).
- Each CLKOUT PQE 5 Q can be assigned to any PQE CLK RQ#.



Security Classification	Compal Secret Data			Compal Electronics, Inc. CLK, SPI, SMB, LPC		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-C501P	1.0
				Date:	Wednesday, April 22, 2015	Sheet 7 of 63



UCPU1J	
P1	BMBUSY/GPIO76
AM7	GPI08
AD6	LAN_PHY_PWR_CTRL/GPIO12
Y1	GPI015
Y3	GPI016
AD5	GPI017
AN5	GPI024
AD7	GPI027
AN3	GPI028
AN3	GPI026
AG6	GPI056
AP1	GPI057
AL4	GPI058
AT5	GPI059
AK4	GPI044
AB6	GPI047
U4	GPI048
Y3	GPI049
P3	GPI050
V2	GPI051
AT3	GPI013
AH4	GPI014
AG5	GPI025
AG3	GPI045
AM3	GPI09
AM2	GPI10
P2	GPI033
CA	GPI070
L2	GPI038
N5	GPI039
V2	GPI081

PCH_GPIO#	Boot BIOS Location
0	SPI


9/12 reserve DGPU_PWR_EN on GPIO85

for KSPD

NOTE: the recommended pull-up resistor is 1 Kohm for 400 KHz speed and 0.5 Kohm for 1MHz speed

	PROJECT_ID3	PROJECT_ID2	PROJECT_ID1
13" (Valrhona)	0	0	0
14" (Lindt)	0	0	1
15" (Puccini)	0	1	0
17" (Maison)	0	1	1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
				GPIO,UART,I2C	
				Size	Rev
				Custom	1.0
				Document Number	LA-C501P
				Date	Wednesday, April 22, 2015
				Sheet	9 of 63





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	PCIE,USB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-C501P
				Date	Wednesday, April 22, 2015
				Sheet	10 of 63
				Rev	1.0





SVID ALERT



SVID DATA



DG V0.5 VIDSOUT
RC156 close to CPU<500mil
Max length=1000-2000mil



<PV> Reserve CC24

<Cocoa> Del reserve CC25 330u OSCON cap

DG V0.5 H_CPU_SVIDALRT#
RC154 close to CPU<300mil
Max length=1000-2000mil

VCC_SENSE

<PWR VR12.6>

<VR IV and CPU>
<EDP_COMP power rail>


PH on power page

VCCSENSE

VCCIO_OUT

VCCIOA_OUT

2014-09-23:
1. Follow intel VR12.6 and skyfall HSW
2. Remove UC8(74AUP1G07GW Buf f or) and RC28(10K)
3. Need to make sure VGATE is Pull-High 1.5kohm to VR_ON





+VCC_CORE@10000mA

+VCC_CORE



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power
				Size Document Number
				Custom LA-C501P
				Rev 1.0
				Date: Wednesday, April 22, 2015
				Sheet 11 of 63





UCPU1R

BDW_ULI_DDR3L(Interleaved)

AT2 RSVD

AU44 RSVD

AV44 RSVD

D15 RSVD

F22 RSVD

H22 RSVD

J21 RSVD

N23 RSVD

R23 RSVD

T23 RSVD

U10 RSVD

AL1 RSVD

AM11 RSVD

AP7 RSVD

AU10 RSVD

AU15 RSVD


AW1 RSVD

AY14 RSVD




AY14 RSVD

BDW_ULI_DDR3L_IL_BGA1168

18 OF 19





<S> DDR_A_D[0..63]
 <S> DDR_A_DQ[0..7]
 <S> DDR_A_DQS[0..7]
 <S> DDR_A_MA[0..15]



Confidential for ISS RD

Security Classification		Compal Secret Data		Title	
2015/04/13		Deciphered Date		DDR3L DIMM0	
Issued Date		2015/04/13		Size	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	
				LA-C501P	
				Date: Wednesday, April 22, 2015	
				Sheet 15 of 63	
				Rev 1.0	



<S> DDR_B_DQ[0..63]
 <S> DDR_B_DQS[0..7]
 <S> DDR_B_DQS#0..7
 <S> DDR_B_MA[0..15]



Compal

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2015/04/13	DDR3L DIMM1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0	1.0
Date: Wednesday, April 22, 2015				Sheet 16	of 63

DDR3L VREF











Compal Confidential for KSPRD


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDR3L VREF	
Size		Document Number			Rev
		LA-C501P			1.0
Date:		Wednesday, April 22, 2015		Sheet	17 of 63

Compal Confidential for KS RD

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	LVDS Translator-RTD2132R
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-C501P
				Date	Wednesday, April 22, 2015
				Sheet	18 of 63




Security Classification		Compal Secret Data		Compal Electronics, Inc. HDMI Conn/Level shift		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-C501P	1.0
				Date: Wednesday, April 22, 2015	Sheet 20 of 63	



10/17 Delete Q84,R954 2N7002


Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2015/04/13		Deciphered Date		2018/04/13		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								ODD/SATA Conn					
								Size	Document Number			Rev	
								Customer	LA-C501P			1.0	
								Date	Wednesday, April 22, 2015			Sheet 21 of 63	

Refer Skyfall test board



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eDP to CRT	
Size	Document	Number	Rev	LA-C501P	
Date:	Wednesday, April 22, 2015	Sheet	22	of	63

Refer Skyfall NGFF




WLAN

NGFF Key_E 67P P0.5 CH 0.32 H2.2 STD


Del +1.5VS_WLAN

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	WLAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Wednesday, April 22, 2015
				Sheet	23 of 63
				Rev	1.0


+LAN_VDD_3V3 Rising time
need >0.5mS and <100mS



CL20 close to UL1: Pin 11



+LAN_VDD_3V3=40mil
+VDDREG=40mil
+LAN_REGOUT=60mil





TS1.1

Pin	Signal	Connector Pin	Connector Pin	Signal
1	+V_DAC	TCT1	MCT1	24
2	LAN_MDIO0	TD1+	MX1+	22
3	LAN_MDIN0	TD1-	MX1-	23
4	LAN_MDIO1	TD2	MX2	21
5	LAN_MDIN1	TCT2	MCT2	20
6	LAN_MDIN1	TD2+	MX2+	19
7	LAN_MDIF2	TD3	MX3	18
8	LAN_MDIN2	TD3+	MX3+	17
9	LAN_MDIN2	TD3-	MX3-	16
10	LAN_MDIP3	TD4	MX4	15
11	LAN_MDIN3	TCT4	MCT4	14
12	LAN_MDIN3	TD4+	MX4+	13
13	LAN_MDIN3	TD4-	MX4-	12

S XFORM_N5892407 1G
SPO5006800


EMI@
CL4
0.1uF_0402_16V7K

2-16V7K






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN 8111G		
				Size	Document Number	Rev
					LA-C501P	1.0
				Date:	Wednesday, April 22, 2015	Sheet 24 of 63




CardReader on Subboard






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Card Reader_RTS5237S-CG		
				Size	Document Number	Rev
					LA-C501P	1.0
Date: Wednesday, April 22, 2015				Sheet	25	of 63



EHCI Port1 : DebugPort




IO Subboard



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
				Document Number	LA-C501P
				Date	Wednesday, April 22, 2015
				Sheet	26 of 83



Refer Pixar





2014-10-13: Change Correct Power Net Name
B+ => +19VB

2014-10-21: Change from single load switch back to MOS.
Load Switch have body diode will leakage from output to input


2014-10-20: Change USB_IN_STATUS# PU to +3VL
(same power level as EC)




2014-10-20: Change USB_IN_STATUS# PU to +3VL
(same power level as EC)
Pixar PV# 2013.01.07 Change
+VL to B+ to prevent leakage




USB2.0/USB3.0 port 2



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB Charger	
Size		Document Number		Rev	
Custom		LA-C501P		1.0	
Date:		Wednesday, April 22, 2015		Sheet 27 of 63	










Confidential for R&D


Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2015/04/13		Deciphered Date		2018/04/13		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Audio HP Amp		
								Size	Document Number	Rev
								Custom	LA-C501P	1.0
								Date:	Wednesday, April 22, 2015	Sheet

2014-09-17:RealtekReview
1. 此H 规格 增加 附 录



G2	G1	Differential
0	0	11dB
0	1	14dB
1	0	19dB
1	1	24dB






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	Audio Subwoofer AMP : ALC1301-CGT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-C501P	1.0
				Date:	Wednesday, April 22, 2015	Sheet 31 of 63

2014-10-14:
1. Upated Pin def i net o TP M2 0
2. Default Using Firmware TPM


TPM2.0






12/23 Reserve for RF

ACCELEROMETER

2014-10-14: Follow Phelps
1. Keep Power Rail +3VLW Reserved +3VALW
2. Remove INT# PU RH2.
(ACCEL_INT# have PU 10K to +3V_PCH to PCH_GPIO46)
3. SCL/SDA Direct Connect to EC_SMBus1.
EC_SMBus PU to +3VL




Screw Hole












Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LED/14" Screw hole		
				Size	Document Number	Rev
				LA-C501P		
				Date: Wednesday, April 22, 2015		
				Sheet 32 of 63		






ESD@ CK4
2 1 PLT_RST#
0.1U_0402_16V7K



Pin 10/21 connection diagram for the 2K_0804_8P4R_5% resistor. The diagram shows a 24-pin package with pins 1-8 on the left and 9-24 on the right. Pin 10 is labeled '10/21' and is connected to '+3V_SMBUS'. Pin 21 is labeled '+3VALW' and is connected to '+3V'. Pin 2 is labeled 'EC_SMB_CK1'. Pin 3 is labeled 'EC_SMB_DAT1'. Pin 4 is labeled 'EC_SMB_CK2'. Pin 5 is labeled 'EC_SMB_DAT2'. The resistor is labeled '2K_0804_8P4R_5%'.




15"	DB	SI	PV	MV
UMA RK13	0 ohm	15K ohm	27K ohm	43K ohm
DIS RK13	12k ohm	20k ohm	33k ohm	56k ohm




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	EC ENE-KB9012	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-C501P	1.0
Date:				Wednesday, April 22, 2015	Sheet	33 of 63


Touch pad conn





2014-10-14:
Confirm with Synaptics "Only" PS2+ SMBus interface
Remove I2C components.



KB backlight Conn




Keyboard conn





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2015/04/13		Deciphered Date		2018/04/13		Title	
										KB/TP	
										Size Custom	
										Document Number	
										LA-C501P	
										Rev 1.0	
										Date: Wednesday, April 22, 2015	
										Sheet 34 of 63	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Power Button Switch




ESD Diode




to LED Board



Lid Switch (Hall Effect Sensor)




PIR Item 12



FAN conn

2014-09-26:
Change to PWM Fan. Remove Fan Driver APE6873M



TRUTH TABLE

Inputs				Outputs		Operating Mode
PR	CLR	CP	D	Q	Q	
L	H	X	X	H	L	Asynchronous Set
L	L	X	X	H	H	Asynchronous Clear
L	L	X	X	L	H	Undetermined
H	H	↑	h	H	L	Load and Read Register
H	H	↑	h	L	H	Load and Read Register
H	H	↑	X	NC	NC	Hold


H = High Voltage Level
h = High Voltage Level One Setup Time Prior to the Low-to-High Clock Transition
L = Low Voltage Level
l = Low Voltage Level One Setup Time Prior to the Low-to-High Clock Transition
NC = No Change
X = High or Low Voltage Level and Transitions are Acceptable
↑ = Low-to-High Transition
↓ = Not a Low-to-High Transition
For I_{CC} reasons, DO NOT FLOAT inputs

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
				PWRBTN/FAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
Date: Wednesday, April 22, 2015				Sheet	35 of 63

Reserve for HW

Compal Confidential for KS RD

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				GCLK		
				Size	Document Number	Rev
				LA-C501P		1.0
Date: Wednesday, April 22, 2015				Sheet	36 of 63	





Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface				
				Size	Document Number	Rev		
				Custom	LA-C501P	1.0		
				Date:	Wednesday, April 22, 2015	Sheet	37 of 63	

Reserve for HW


Compal Confidential for KS RD

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date				Deciphered Date				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						WAKE and RST-1					
						Size		Document Number		Rev	
						Custom		LA-C501P		1.0	
						Date: Wednesday, April 22, 2015		Sheet 38 of 63			



SKU	Device ID	bit5 to bit0
N16P-GT		

Diagram illustrating a multi-level strap circuit. The circuit is powered by a 3VGS_AON supply. It consists of several resistors (RG24, RG16, RG14, RG22, RG20, RG24) and capacitors (C20, C22, C24) connected in a series configuration. The resistors are labeled 4.99K_0402_1% and the capacitors are labeled 45.3K_0402_1%. The circuit is divided into sections labeled DIS, STRAP1, and STRAP2. The resistors are connected to the supply and the capacitors are connected to ground. The circuit is labeled MULTI LEVEL STRAPS.



Memory Type	FBVD0/ FBVD1	Memory Density	Configuration	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed CK Grade(MHz)	Memory Date Code (Minimum)	Status
DDR3L	1.35V/ 1.35V	128Mx16	Single Rank	Hynix	H5TC2G63FR-11C	F-die	Dx9	900	N/A	Production candidate
				Micron	MT41J128M16IT-093G-K	K-die	Dx4	900	1322	Production candidate
				Samsung	K4W2G1646Q-BC1A	Q-die	Dx8	900	N/A	Production candidate
		256Mx16	Single Rank	Hynix	H5TC4G63AFR-11C	A-die	Dx9	900	N/A	Production candidate
				Micron	MT41256M16HA-093G-E	E-die	Dx4	900	1322	Production candidate
				Samsung	K4W1646Q-BC1A	D-die	Dx5	900	N/A	Production candidate


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N15P-GX (2/5) TMD5/LVDS	
				Size	Rev
				Document Number	1.0
Date:	Wednesday, April 22, 2015	Sheet	40 of 63		
				LA-C501P	

<44> MDA[15..0] MDA[15..0]
<44> MDA[31..16] MDA[31..16]
<45> MDA[47..32] MDA[47..32]
<45> MDA[63..48] MDA[63..48]


<46> MDC[15..0] MDC[15..0]
<46> MDC[31..16] MDC[31..16]
<47> MDC[47..32] MDC[47..32]
<47> MDC[63..48] MDC[63..48]

UG1B

Part 2 of 7




MEMORY INTERFACE A



Part 3 of 7

UG1C


Part 3 of 7



Part 3 of 7

UG1C


Part 3 of 7



Part 3 of 7

UG1C

Part 3 of 7



MEMORY INTERFACE B

Part 3 of 7

UG1C

Part 3 of 7

UG1C

Part 3 of 7

UG1C

Part 3 of 7

UG1C

N15P-GT_BGA908

N15P-GT_BGA908

GC6_FB_EN_R

DIS@

RG35

10K_0402_5%

9/29: Del by NV review.

Security Classification

Compal Secret Data

Issued Date

2015/04/13

Deciphered Date

2018/04/13

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

N15P-GX (3/5) TMDs/LVDS

Size

Document Number


LA-C501P

Rev

1.0

Date: Wednesday, April 22, 2015

Sheet 41 of 63



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N15P-GX (5/5) POWER/ GND	
Size	Document	Number	Rev	1.0	
Date:	Wednesday, April 22, 2015	Sheet	43	of 63	

Memory Partition A - Lower 32 bits [31..0]




Table 6-3. Mode D Command Mapping

H16x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
FbxCMD0	CS0*	
FbxCMD1		
FbxCMD2	ODT	
FbxCMD3	CKE	
FbxCMD4	A14	A14
FbxCMD5	RST	RST
FbxCMD6	A9	A9
FbxCMD7	A7	A7
FbxCMD8	A2	A2
FbxCMD9	A0	A0
FbxCMD10	A4	A4
FbxCMD11	A1	A1
FbxCMD12	BA0	BA0
FbxCMD13	WE*	
FbxCMD14	A15	A15
FbxCMD15	CAS*	CS0*
FbxCMD16		
FbxCMD17		ODT
FbxCMD18		
FbxCMD19		CKE
FbxCMD20	A13	A13
FbxCMD21	A8	A8
FbxCMD22	A6	A6
FbxCMD23	A11	A11
FbxCMD24	A5	A5

A15 is not required for any x16 device, even up to 4Gb density.

A15 is only needed if we support x8 configurations, and only at 4Gb.

Memory Partition A - Upper 32 bits [63..32]





Table 6-3. Mode D Command Mapping

H16x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
FbxCMD0	CS0*	
FbxCMD1		
FbxCMD2	ODT	
FbxCMD3	CKE	
FbxCMD4	A14	A14
FbxCMD5	RST	RST
FbxCMD6	A9	A9
FbxCMD7	A7	A7
FbxCMD8	A2	A2
FbxCMD9	A0	A0
FbxCMD10	A4	A4
FbxCMD11	A1	A1
FbxCMD12	BA0	BA0
FbxCMD13	WE*	WE*
FbxCMD14	A15	A15
FbxCMD15	CAS*	CAS*
FbxCMD16		CS0*
FbxCMD17		
FbxCMD18		ODT
FbxCMD19		CKE
FbxCMD20	A13	A13
FbxCMD21	A8	A8
FbxCMD22	A6	A6
FbxCMD23	A11	A11
FbxCMD24	A5	A5



A15 is not required for any x16 device, even up to 4Gb density.

A15 is only needed if we support x8 configurations, and only at 4Gb.

Memory Partition C - Lower 32 bits [31..0]





Table 6-3. Mode D Command Mapping

H16x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
FbxCMD0	CS*	
FbxCMD1		
FbxCMD2	ODT	
FbxCMD3	CKE	
FbxCMD4	A14	A14
FbxCMD5	RST	RST
FbxCMD6	A9	A9
FbxCMD7	A7	A7
FbxCMD8	A2	A2
FbxCMD9	A0	A0
FbxCMD10	A4	A4
FbxCMD11	A1	A1
FbxCMD12	BA0	BA0
FbxCMD13	WE*	WE*
FbxCMD14	A15	A15
FbxCMD15	CAS*	CAS*
FbxCMD16	CS*	CS*
FbxCMD17		
FbxCMD18	ODT	
FbxCMD19	CKE	
FbxCMD20	A13	A13
FbxCMD21	A8	A8
FbxCMD22	A6	A6
FbxCMD23	A11	A11
FbxCMD24	A5	A5

A15 is not required for any x16 device, even up to 4Gb density.
A15 is only needed if we support x8 configurations, and only at 4Gb.

Memory Partition C - Upper 32 bits [63..32]




N16x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
Fbix_CMD0	CS0*	
Fbix_CMD1		
Fbix_CMD2	ODT	
Fbix_CMD3	CKE	
Fbix_CMD4	A14	A14
Fbix_CMD5	RST	R15
Fbix_CMD6	A9	A9
Fbix_CMD7	A7	A7
Fbix_CMD8	A2	A2
Fbix_CMD9	A0	A0
Fbix_CMD10	A4	A4
Fbix_CMD11	A1	A1
Fbix_CMD12	BA0	BA0
Fbix_CMD13	WE*	WE*
Fbix_CMD14	A15	A15
Fbix_CMD15	CAS*	CAS*
Fbix_CMD16		C50*
Fbix_CMD17		
Fbix_CMD18		ODT
Fbix_CMD19		CKE
Fbix_CMD20	A13	A13
Fbix_CMD21	A8	A8
Fbix_CMD22	A6	A6
Fbix_CMD23	A11	A11
Fbix_CMD24	A5	A5

A15 is not required for any x16 device, even up to 4Gb density.

A15 is only needed if we support x8 configurations, and only at 4Gb.


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	VRAM DDR3 A Upper
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
Date: Wednesday, April 22, 2015				Sheet	47 of 63

For Power consumption Measurement



9/19: NV add delay.


2014-10-01: NV review
New 3VGS, MAIN as control signal for
1.05VGS and VBIAS to meet power
sequence requirement.



PIR Item 15

GPU VDDQ and VRAM Shared with DDR3

+3VGS_DGPU for GC6 reserved.



3.10.2 Power Sequencing Recommendations

Power sequencing guidelines are provided relative to the ramping up of the main 3.3V system rail, which is the 3.3V input to the GPU.

3.10.2.1 Power-Up Sequence

The following condition is recommended:

3.3V → NVVDD/PEX_VDD → FBVDD/Q

- All GPU power rails must ramp up after 3.3V.
- FBVDD/Q should ramp up after both NVVDD and PEX_VDD are in regulation.

All other 3.3V power rails can ramp up with 3.3V, and all other 1.05V power rails can ramp up with PEX_VDD. Figure 3-6 shows an example of proper GPU power up sequence.

IFPx_VDD powered at 3.3V can ramp up with other 3.3V power rails. IFPy_VDD powered at 1.05V can ramp up with other 1.05V power rails. Figure 3-7 shows an example of proper GPU power up sequence.




Figure 3-7. Example of Power-Up Sequencing Order

Note:

- 3.3V includes all rails powered at 3.3V; PEX_VDD includes all rails that are shared on 1.05V.
- The ramp time for any rail must be more than 40 μ s and is recommended to be less than 2ms.
- Designs that support GC6 2.0 are required to meet all GC6 timing requirements. Refer to Section 18.3.2.3 for requirement details.
- PEX_VDD can ramp up before, after, or at the same time with 1RVDD.
- The ramp up overshoot should not exceed the silicon reliability limit voltage.
- The previous power rail must ramp up to 90% before the next power rail can start ramping up.
- No signal should be applied to the GPU before the power rails are fully ramped.
- Refer to the JEDEC Memory Specification for memory related power sequencing.




Figure 18-7. Optimus Entry/Exit Timing Diagram

Table 18-1. Optimus Timing Parameters

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms





Figure 18-9. GC6 2.0 High-Level Signal Connection Concept



18.3.2.3 GC6 2.0 Entry/Exit Timing

The following timing diagram in Figure 18-12 and Table 18-3 describes the GC6 2.0 entry and exit sequence and timing requirements.









Figure 18-12. GC6 2.0 Entry/Exit Sequence Timing Diagram



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Dispersed Date	2015/12/31	Title	
THIS SHEET OF EXPANDING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED FROM THE LIBRARY OF THE COMPANY OR FROM ANY OTHER SOURCE WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY VIOLATION OF THIS PERMISSION SHALL BE SUBJECT TO THE PENALTIES PROVIDED IN THE COMPANY'S POLICY.				Power Block Diagram	
Part Number		LA-C501P		Rev	
Date		Wednesday, April 22, 2015		Sheet	
				49 of 61	




VCIN0_PH set tlg
Trigger point = 1V (92C)
Recovery point = 2.02V (56C)




VCIN1_PH set tlg
90W
Active: V_{IN} NL_PH = 0.799V(123.86 W)
Resume : VCIN1_PH = 0.0581V(90.07W)
65W
Active: V_{IN} NL_PH = 0.599V(92.86 W)
Resume : VCIN1_PH = 0.419V(64.96W)
45W
Active: V_{IN} NL_PH = 0.414V(64.18 W)
Resume : VCIN1_PH = 0.289V(44.8W)

Compal Confidential for KSRD


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	DC Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Wednesday, April 22, 2015
				Sheet	50 of 61
				Rev	0.1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	BATT Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-C501P
				Date	Wednesday, April 22, 2015
				Sheet	51 of 61
				Rev	0.1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document	Number	Rev	0.1
Date:			LA-C501P		
Sheet		52	of 61		



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	1.05V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-C501P
				Rev	0.1
				Date:	Wednesday, April 22, 2015
				Sheet	55 of 61


Module model information:
ISL95813_V1A for IC module
ISL95813_V1B for SW module

H-side MOS: MDV1525URH
Rds(on):
<10.1mohm@Vgs=10V
<14.0mohm@Vgs=4.5V
Id :24A@Vgs=10V


L-side MOS: MDU1511RH
Rds(on):
<2.4mohm@Vgs=10V
<3.3mohm@Vgs=4.5V
Id :100A@Vgs=10V

Choke: 0.15UH (Size:7*7*3)
Rdc=0.66mohm +-7%
Heat Rating Current=36A

ITDC=10A
ICCMAX=32A
OCP=38A
Fsw=700kHz




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VCC_CORE		
				Size	Document Number	Rev
				LA-C501P for C39		0.1
Date: Wednesday, April 22, 2015				Sheet	56	of 61



BDW-U 15W
220uF X 1
22uF X7
2.2uF X1

Compal Confidential for KS RD

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date:	LA-C501P or CN36
				Sheet	57 of 61
				Rev	0.1



Compal Confidential for KSRD

Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2014/10/09		Deciphered Date		2015/12/31		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		1.5VS							
		Size	Document Number						Rev
		LA-C501P						0.1	
		Date:		Wednesday, April 22, 2015		Sheet	58	of	61

H-side MOS: AON6992
Rds(on):
4.3mohm@Vgs=10V
5.2mohm@Vgs=4.5V
Id :32A@Tc=100C

L-side MOS: AOS6992
Rds(on):
2mohm@Vgs=10V
2.2mohm@Vgs=4.5V
Id :66A@Tc=100C

Choke: 0.22UH (Size:7*7*3)
Rdc=0.98mohm +5%
Heat Rating Current=28A

Operation phase Number	PSI Voltage setting
1 phase with DEM	0V to 0.8V
1 phase with CCM	1.2V to 1.8V
Active phase with CCM	2.4V to 5.5V

- VSNS Soft-Start time (Internal) is 0.7ms (PCV17 un-pop)
 $T_{ss} = (C_{ss} \cdot V_{refin}) / I_{ss} = 2.3ms$ (PCV17 pop)
 $= 0.01\mu F \cdot 0.9V / 5\mu A + 2.3ms = 4.1ms$
- Switching frequency setting:
 $F_{sw} = (V_{in} - 0.5) / (2 \cdot V_{in} \cdot R_{ton} \cdot 3.2p) = 353kHz$
- Thermal monitoring:
(VGPU_VREF-VTSNS)/PRV21=VTSNS/Rth


	T_min	T_typical	T_max
PRV21=18.7K	99.16C	101.57C	103.99C
PRV21=13K	110.19C	118.75C	115.26C
PRV21=8.2K	125.15C	127.91C	130.62C

Switching Frequency : 353kHz
Ipeak(N16P-GT) : 78A
Iocp(N16P-GT) : 83A
Ipeak(N16-S-GT) : 50A
Iocp(N16S-GT) : 61A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-C501P	Rev 0.1
				Date: Wednesday, April 22, 2015	Sheet 59 of 61

+VGA_CORE


UNDER GPU



N16S-GT
330U 2V LESR6M H1.9 (SGA00001Q80) X 3
47U 6.3V X5R 0805 (SE00000PL00) X 1
22U 6.3V X5R 0603 (SE00000M000) X 1
4.7U 6.3V X5R 0603 H0.8 (SE107475M80) X 15
1U 6.3V X5R 0402 (SE000000K80) X 4


N16P-GT
330U 2V LESR6M H1.9 (SGA00001Q80) X 4
22U 6.3V X5R 0603 (SE00000M000) X 7
4.7U 6.3V X5R 0603 H0.8 (SE107475M80) X 15
4.7U 6.3V X5R 0603 (SE107475K80) X 5
1U 6.3V X5R 0402 (SE000000K80) X 8

NEAR GPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	VGA CHIP DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.1
				Date:	Wednesday, April 22, 2015
				Sheet	60 of 61

For Nvidia N16P-GT



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.05VGS	
Size		Document Number		Rev	
Custom		LA-C501P		0.1	
Date:		Wednesday, April 22, 2015		Sheet 61 of 61	

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1							
2							
3							
4							

Compal Confidential for KS RD

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2015/04/13	Deciphered Date		2018/04/13
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				PWR-PIR	
Size	Document Number	Rev			
Custom	<Doc>	1.0			
Date:	Wednesday, April 22, 2015	Sheet	62	of	63

Version change list (P.I.R. List)

Page 1 of 5 for HW

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		ME request	0.2	P19	Change eDP Connector(JLCD1) for ME	12/15	
2		Screw Hole	0.2	P32	Change H20 from 3.0 mm to 3.3 mm	12/15	
3		Sub USB Power Switch	0.2	P26	Change Power Switch US5 circuit	12/15	
4		ME Flash Circuit	0.2	P6	Add ME FLASH Circuit	12/15	
5		Audio GND Bridge circuit	0.2	P28	Add two Resistor for HP request	12/15	
6		Add JUMP on JUSB1 and JUSB2 Power	0.2	P26	Add JUMP JPV5	12/19	
7		ESD request	0.2	P34	Change Touch PAD Diode for ESD request	12/19	
8		ESD request	0.2	P19	Reserve Touch Screen Diode for ESD	12/19	
9		ESD request	0.2	P19	Change Camera and D-MIC Diode for ESD request	12/19	
10		Audio team Request	0.2	P28	Change JSPK2 Pin define	12/22	
11		Vendor Request	0.2	P31 P33	Change Subwoofer circuit	12/22	
12		Customer Request	0.2	P35 P33	Add Shipping Mode Circuit	12/22	
13		RF Request	0.2	P26 P32	Reserve 68P and 82P on +3VALW and +USB_VCC4	12/23	
14		ESD request	0.2	P20	Change HDMI EMI Solution	12/23	
15		HW Modify	0.2	P48	Change N16X 1.35V and 1.05V solution	12/25	
16		HW Modify	0.3	P48	Change N16X 1.35V and 1.05V solution	01/23	
17		HW Modify	1.0	P32	Add DH5 for storage Mode	04/02	
18		Vendor Request	1.0	P31	Change Subwoofer circuit	04/02	
19		HW Modify	1.0		Change 0 ohm to short pad. RC8,RC108,RC119,RC378, RT19, RT37, RA32, RA34, RA38, RA39, RA50, RA51, RT17 RT18, RTS4	04/13	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	HW PIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number Rev 1.0
				Date: Wednesday, April 22, 2015	Sheet 63 of 63