

Compal Confidential

SLC M/B Schematics Document


14": Tabo; 15.6" Pochacco

Intel Ivy Bridge ULV Processor with DDRIII + Panther Point

Date : 2013/11/13

Version 0.1

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	Block Diagrams	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-A999P	Rev 0.1
				Date	Friday, March 14, 2014	Sheet 1 of 58



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/12/01	Deciphered Date	2013/07/10	Block Diagrams	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	Rev
				Size	0.1
				Document Number	
				LA-A999P	
				Date	Friday, March 14, 2014
				Sheet	2 of 58

ZSO40/50 (LA-A998P/LA-A999 Ver:0.1)

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
		ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.675VS	+0.675VP to +0.675VS switched power rail for DDR3L terminator	ON	OFF	OFF
+1.05VS_VCCP	+V1.05SP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OFF
+VCCP	+VCCP (1.05V) power for PCH	ON	OFF	OFF
+1.35V	+1.35V_VDDQP to +1.35V power rail for DDR3L	ON	ON	OFF
+1.5VS	+1.5VS switched power rail	ON	OFF	OFF
+1.8VS	(+3VALW) to 1.8V LDO power rail to PCH	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VL to KBC	ON	ON	ON*
+LAN_VDD_3V3	+3VALW to +LAN_VDD_3V3 power rail for LAN	ON	ON	ON*
+3V_PCH	+3VALW to +3V_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5V_PCH	+5VALW to +5V_PCH power rail for PCH (Short resister)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Power Plane	Description	S1	S3	S5
+3VGS	GPU power	PX	OFF	OFF
+VGA_CORE	GPU power	PX	OFF	OFF
+1.05VGS	GPU power	PX	OFF	OFF
+1.5VGS	GPU power	PX	OFF	OFF

EC SM Bus1 address

Device	Address
Smart Battery	
G-sensor	0x50/0x52
Charger IC BQ24738	0xFFH

EC SM Bus2 address

Device	Address
PCH SML1	
N15V-GE dGPU	

PCH SM Bus address

Device	Address
DDR DIMM0	
DDR DIMM1	

SMBUS Control Table

	SOURCE	BATT	WLAN MIIN1	BATT Charger	TP	SODIMM	EC_SMB_CK2 EC_SMB_DA2	PCH_SML1CLK PCH_SML1DATA	G-Sensor	dGPU	
EC_SMB_CK1 EC_SMB_DA1	KB9012	V		V					V		
EC_SMB_CK2 EC_SMB_DA2	KB9012							V		V	
PCH_SMBCLK PCH_SMBDATA	PCH					V					
PCH_SML0CLK PCH_SML0DATA	PCH										
PCH_SML1CLK PCH_SML1DATA	PCH						V				

CLK	DIFFERENTIAL	DESTINATION	FLEX CLOCKS	DESTINATION
	CLKOUT_PCIE0	mini WLAN	CLKOUTFLEX0	None
			CLKOUTFLEX1	None
	CLKOUT_PCIE1	CARD READER	CLKOUTFLEX2	None
	CLKOUT_PCIE2	PCIE LAN	CLKOUTFLEX3	DGPU_PRSNT#
	CLKOUT_PCIE3	None		
	CLKOUT_PCIE4	None		
	CLKOUT_PCIE5	None		
	CLKOUT_PCIE6	None		
	CLKOUT_PCIE7	None		
	CLKOUT_PEG_B	None		



Symbol Note :
: means Digital Ground



: means Analog Ground

Project ID	UMA@	DIS@		
------------	------	------	--	--

PCB	LA-A998P	LA-A999P
	14@	15@

BY SKU		
TPM	9635@	9656@
CPU	CPUUMA1@ CPUUMA2@ CPUDIS@	
VRAM	X76@ MIC@	SAM@ HY@

Option	@	CONN@	SP@	PX@	UMA@	DIS@	
UMA	X	X	V	X	V	X	
DIS	X	X	V	V	X	V	

CLKOUT	DESTINATION
PCI0	PCH_LPBACK
PCI1	PCI_LPC/TPM
PCI2	None
PCI3	None
PCI4	None



SATA	DESTINATION
SATA0	JHDD1
SATA1	None
SATA2	JODD1
SATA3	None
SATA4	None
SATA5	None

USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB2.0 (For USB3.0 Conn.)
		1	USB2.0 (D/B)
		2	USB2.0 (D/B)
	UHCI1	3	None
		4	None
		5	None
EHCI2	UHCI2	6	None
		7	None
		8	Camera
	UHCI3	9	Mini Card(WLAN& BT)
		10	Touch Screen
		11	None
	UHCI4	12	None
		13	None

USB 3.0	Port	2 External USB Port
	1	USB3.0 (left Side)
	2	None
	3	None
	4	None

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/06/29		Deciphered Date		2011/06/29		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Notes List					
						Size	Document Number		LA-A999P		Rev
						Date:		Friday, March 14, 2014		Sheet 3 of 58	



Security Classification		Compal Secret Data			
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	PROCESSOR(1/7) DMI,FDI,PEG
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.1
Date: Friday, March 14, 2014		Sheet 4 of 58			

UCPU1 CPUDIS01@
i5-2467M CPU
SA00004X000

UCPU1 CPUDIS02@
i5-2367M CPU
SA000051H20

UCPU1 CPUDIS03@
i5-2367M CPU
SA000051H20

UCPU1 CPUDIS04@
i5-3317U CPU
SA00005K600

UCPU1 CPUUMA3@
i5-2367M CPU
SA000051H20

UCPU1 CPUUMA1@
17W 1.5GHz GT2 ES2 QBP8
SA00005AZ10

UCPU1 CPUUMA4@
17W 1.7GHz no onfig ES2 QBP7
SA00005B010

UCPU1 CPUUMA2@
17W 1.5GHz no onfig ES2 QBTB
SA00005AZ20

UCPU1 CPUUMA5@
17W 1.7GHz no onfig ES2 QBTQ
SA00005B020


Sandy Bridge:
Intel Core i5-2467M: SA00004X000 (4619HY32L01)

Ivy Bridge:
1.5GHz GT2 ES2 QBP8: SA00005AZ10 (4619HZ32L01)
1.5GHz ES2 QBTB: SA00005AZ20(4619HZ32L02)

PEG_ICOMPI and RCOMPO signals should be
shorted and routed
with - max length = 500 mils - typical
impedance = 43 mohms
PEG_ICOMPO signals should be routed with -
max length = 500 mils
- typical impedance = 14.5 mohms

eDP_COMPIO and ICOMPO signals
should be shorted near balls
and routed with typical
impedance <25 mohms


NOTE:eDP_COMPIO and eDP_ICOMPO
should not be left floating even if Internal
Graphic is disabled since they are shared
with other interfaces



PCI EXPRESS -- GRAPHICS




Typ- suggest 220nF. The change in AC capacitor
value from 180nF to 265nF is to enable
compatibility with future platforms having PCIe
Gen3 (8GT/s)



Change to part G.

Delete T12, T13, T10
12.21


2011.10.18 delete XDP resistor
just reserve test point for XDP.




CFG Straps for Processor

PEG bus is reversed, need to PD.


11.01



PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	* 1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed




Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIE Port Bifurcation Straps	
CFG[6:5]	* 00 = 1 x 8, 2 x 4 PCI Express 01 = reserved 10 = 2 x 8 PCI Express 11 = 1 x 16 PCI Express





12/16:Change to 0201 for SI2 because standoff PAD




PEG DEFER TRAINING	
CFG7	* 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> PROCESSOR(47) RSVD.CFG	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title PROCESSOR(47) RSVD.CFG	Rev 0.1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RSD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-8661P	
				Date: Friday, March 14, 2014	Sheet 8 of 58









DDR3 SO-DIMM A


<7> DDR_A_D0[0..63]
 <7> DDR_A_D0S[0..7]
 <7> DDR_A_D0S#0[0..7]
 <7> DDR_A_MA[0..15]

All VREF traces should have 20 mil trace width




<1120>Swap assignment.

Layout Note:
Place near JDIMM1.203 & JDIMM1.204




Layout Note:
Place near JDIMM1

Layout Note: Place these 4 Caps near Command and Control signals of DIMMA




DDR3 SO-DIMM A



SI# 8/16 Reserve 4 pcs 0.1uF for EMI noise issue


Standard
<Address(SA1,SA0):00>

Classification	Compal Secret Data	Rev	0.1
Issued Date	2011/06/29	Deciphered Date	2011/06/29
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Document Number	LA-8661P
Date		Friday, March 14, 2014	Sheet 12 of 58




10/03 change to PCIE port1.


Mini card WLAN



Card Reader



PCIE LAN



MiniWLAN

<1119>Change back to +3V_PCH.

Card Reader

PCIE LAN

SI2 change to 0201
12.19

SI2 change to 0201
12.19

Change WL_OFF# to GPIO45 (pull-high) +3V_PCH
2012.01.04

XTAL25 IN

XTAL25 OUT

YH2

CH12

CH13

<1118>change to standard part..

<1126>Del RH193/CH14/RH195/CH15

UH1B

PCI-E*

CLOCKS

FLEX CLOCKS

PANTHER-POINT_FCBGA989

CLKOUT_PCH0N

CLKOUT_PCH0P

CLKOUT_PCH1N

CLKOUT_PCH1P

CLKOUT_PCH2N

CLKOUT_PCH2P

CLKOUT_PCH3N

CLKOUT_PCH3P

CLKOUT_PCH4N

CLKOUT_PCH4P

CLKOUT_PCH5N

CLKOUT_PCH5P

CLKOUT_PCH6N

CLKOUT_PCH6P

CLKOUT_PCH7N

CLKOUT_PCH7P

CLKOUT_PCH8N

CLKOUT_PCH8P

CLKOUT_PCH9N

CLKOUT_PCH9P

CLKOUT_PCH10N

CLKOUT_PCH10P

CLKOUT_PCH11N

CLKOUT_PCH11P

CLKOUT_PCH12N

CLKOUT_PCH12P

CLKOUT_PCH13N

CLKOUT_PCH13P

CLKOUT_PCH14N

CLKOUT_PCH14P

CLKOUT_PCH15N

CLKOUT_PCH15P

CLKOUT_PCH16N

CLKOUT_PCH16P

CLKOUT_PCH17N

CLKOUT_PCH17P

CLKOUT_PCH18N

CLKOUT_PCH18P

CLKOUT_PCH19N

CLKOUT_PCH19P

CLKOUT_PCH20N

CLKOUT_PCH20P

CLKOUT_PCH21N

CLKOUT_PCH21P

CLKOUT_PCH22N

CLKOUT_PCH22P

CLKOUT_PCH23N

CLKOUT_PCH23P

CLKOUT_PCH24N

CLKOUT_PCH24P

CLKOUT_PCH25N

CLKOUT_PCH25P

CLKOUT_PCH26N

CLKOUT_PCH26P

CLKOUT_PCH27N

CLKOUT_PCH27P

CLKOUT_PCH28N

CLKOUT_PCH28P

CLKOUT_PCH29N

CLKOUT_PCH29P

CLKOUT_PCH30N

CLKOUT_PCH30P

CLKOUT_PCH31N

CLKOUT_PCH31P

CLKOUT_PCH32N

CLKOUT_PCH32P

CLKOUT_PCH33N

CLKOUT_PCH33P

CLKOUT_PCH34N

CLKOUT_PCH34P

CLKOUT_PCH35N

CLKOUT_PCH35P

CLKOUT_PCH36N

CLKOUT_PCH36P

CLKOUT_PCH37N

CLKOUT_PCH37P

CLKOUT_PCH38N

CLKOUT_PCH38P

CLKOUT_PCH39N

CLKOUT_PCH39P

CLKOUT_PCH40N

CLKOUT_PCH40P

CLKOUT_PCH41N

CLKOUT_PCH41P

CLKOUT_PCH42N

CLKOUT_PCH42P

CLKOUT_PCH43N

CLKOUT_PCH43P

CLKOUT_PCH44N

CLKOUT_PCH44P

CLKOUT_PCH45N

CLKOUT_PCH45P

CLKOUT_PCH46N

CLKOUT_PCH46P

CLKOUT_PCH47N

CLKOUT_PCH47P

CLKOUT_PCH48N

CLKOUT_PCH48P

CLKOUT_PCH49N

CLKOUT_PCH49P

CLKOUT_PCH50N

CLKOUT_PCH50P

CLKOUT_PCH51N

CLKOUT_PCH51P

CLKOUT_PCH52N

CLKOUT_PCH52P

CLKOUT_PCH53N

CLKOUT_PCH53P

CLKOUT_PCH54N

CLKOUT_PCH54P

CLKOUT_PCH55N

CLKOUT_PCH55P

CLKOUT_PCH56N

CLKOUT_PCH56P

CLKOUT_PCH57N

CLKOUT_PCH57P

CLKOUT_PCH58N

CLKOUT_PCH58P

CLKOUT_PCH59N

CLKOUT_PCH59P

CLKOUT_PCH60N

CLKOUT_PCH60P

CLKOUT_PCH61N

CLKOUT_PCH61P

CLKOUT_PCH62N

CLKOUT_PCH62P

CLKOUT_PCH63N

CLKOUT_PCH63P

CLKOUT_PCH64N

CLKOUT_PCH64P

CLKOUT_PCH65N

CLKOUT_PCH65P

CLKOUT_PCH66N

CLKOUT_PCH66P

CLKOUT_PCH67N

CLKOUT_PCH67P

CLKOUT_PCH68N

CLKOUT_PCH68P

CLKOUT_PCH69N

CLKOUT_PCH69P

CLKOUT_PCH70N

CLKOUT_PCH70P

CLKOUT_PCH71N

CLKOUT_PCH71P

CLKOUT_PCH72N

CLKOUT_PCH72P

CLKOUT_PCH73N

CLKOUT_PCH73P

CLKOUT_PCH74N

CLKOUT_PCH74P

CLKOUT_PCH75N

CLKOUT_PCH75P

CLKOUT_PCH76N

CLKOUT_PCH76P

CLKOUT_PCH77N

CLKOUT_PCH77P

CLKOUT_PCH78N

CLKOUT_PCH78P

CLKOUT_PCH79N

CLKOUT_PCH79P

CLKOUT_PCH80N

CLKOUT_PCH80P

CLKOUT_PCH81N

CLKOUT_PCH81P

CLKOUT_PCH82N

CLKOUT_PCH82P

CLKOUT_PCH83N

CLKOUT_PCH83P

CLKOUT_PCH84N

CLKOUT_PCH84P

CLKOUT_PCH85N

CLKOUT_PCH85P

CLKOUT_PCH86N

CLKOUT_PCH86P

CLKOUT_PCH87N

CLKOUT_PCH87P

CLKOUT_PCH88N

CLKOUT_PCH88P

CLKOUT_PCH89N

CLKOUT_PCH89P

CLKOUT_PCH90N

CLKOUT_PCH90P

CLKOUT_PCH91N

CLKOUT_PCH91P

CLKOUT_PCH92N

CLKOUT_PCH92P

CLKOUT_PCH93N

CLKOUT_PCH93P

CLKOUT_PCH94N

CLKOUT_PCH94P

CLKOUT_PCH95N

CLKOUT_PCH95P

CLKOUT_PCH96N

CLKOUT_PCH96P

CLKOUT_PCH97N

CLKOUT_PCH97P

CLKOUT_PCH98N

CLKOUT_PCH98P

CLKOUT_PCH99N

CLKOUT_PCH99P

CLKOUT_PCH100N

CLKOUT_PCH100P

CLKOUT_PCH101N

CLKOUT_PCH101P

CLKOUT_PCH102N

CLKOUT_PCH102P

CLKOUT_PCH103N

CLKOUT_PCH103P

CLKOUT_PCH104N

CLKOUT_PCH104P

CLKOUT_PCH105N

CLKOUT_PCH105P

CLKOUT_PCH106N

CLKOUT_PCH106P

CLKOUT_PCH107N

CLKOUT_PCH107P

CLKOUT_PCH108N

CLKOUT_PCH108P

CLKOUT_PCH109N

CLKOUT_PCH109P

CLKOUT_PCH110N

CLKOUT_PCH110P

CLKOUT_PCH111N

CLKOUT_PCH111P

CLKOUT_PCH112N

CLKOUT_PCH112P

CLKOUT_PCH113N

CLKOUT_PCH113P

CLKOUT_PCH114N

CLKOUT_PCH114P

CLKOUT_PCH115N


CLKOUT_PCH115P


CLKOUT_PCH116N

CLKOUT_PCH116P




CLKOUT_PCH117N

CLKOUT_PCH117P












Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (4/8) PCI, USB, NVRAM	
Size	Document Number	Rev		0.1	
LA-A999P		Date		Friday, March 14, 2014	
Sheet		17		of 58	



Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>		
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<i>PCH (5/8) GPIO, CPU, MISC</i>		
				Size	Document Number	Rev
				<i>LA-A999P</i>		0.1
Date:	Friday, March 14, 2014		Sheet	18	of	58












#8/19 ,N15V-GM didn't support GC6,
unpop QV13 ,QV14.


131127 SWAP Pin of RV36.1, RV36.2 & RV36.4 by layout requested



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	N15V-GM PCIE/DAC/GPIO	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-A999P	0.
Date:				Friday, March 14, 2014	Sheet	22 of 58








Power on

DGPU_PWR_EN
+3VGS
+VGA_CORE
DGPU_PWROK
+1.05VGS
+1.5VGS



40us < Rt < 2ms

<18,56> DGPU_PWROK

#08/20 Don't support GC6, Add RV66.
Unpop QV16, RV41, RV42, CV78.


#8/19.RV70 unpop, N15V-GM use binary mode.

Control by power


Power :VDD_SENSE & GND_SENSE
Differential signal

#8/20 : N15V-GM don't support GC6 function. UV20 unpop.

+1.05VGS=1.6A,4vias.




+3VALW to +3VGS
+1.05V to +1.05VGS





+3VGS=0.5A,2vias.

+1.5VGS=3.6A,8vias.




#8/19.QV15 change to TPS22967

+1.5V to +1.5VGS



PV# 2013.01.08 Add +1.05VGS discharge circuit

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	N15V-GM VGA CORE, GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Rev	0.1
				Date	Friday, March 14, 2014
				Sheet	25 of 58





	RANK 0	
Address	0..31	32..63
FBx_CMD0	CS0#	
FBx_CMD1		
FBx_CMD2	ODT	
FBx_CMD3	CKE	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14		
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#
FBx_CMD17		
FBx_CMD18		ODT
FBx_CMD19		CKE
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#

Memory Partition A RANK 0

Data0~Data31



Rank 0

Rank 0



Mode D Command Mapping

RANK 0		
Address	0..31	32..63
FBx_CMD0	CS0#	
FBx_CMD1		
FBx_CMD2	ODT	
FBx_CMD3	CKE	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14		
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#
FBx_CMD17		
FBx_CMD18		ODT
FBx_CMD19		CKE
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	N15V-GM VRAM A Lower
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-A999P
				Date	Friday, March 14, 2014
				Sheet	27 of 58

Memory Partition A RANK 0 32 bits

Rank 0


Data32~Data63

Rank 0

MDA[0..63] <26,27>
CMDA[30..0] <26,27>L:Group 4
H:Group 7#8/19, change CLK
termination to 162 ohm.

Group 6

Group 5



Mode D Command Mapping

RANK 0		
Address	0..31	32..63
FBx_CMD0	CS0#	
FBx_CMD1		
FBx_CMD2	ODT	
FBx_CMD3	CKE	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14		
FBx_CMD15	CAS#	CAS#
FBx_CMD16	CS0#	
FBx_CMD17		
FBx_CMD18		ODT
FBx_CMD19		CKE
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#

Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Rev	0.1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LA-A999P
				Date	Friday, March 14, 2014
				Sheet	28 of 58




Table 123

Strap pin Name	Strap Mapping	Resistance	Polarity	Logical Strapping Bit0
ROM_SCLK	SMB_ALT_ADDR	10K	Pull-down to GND.	
ROM_SI	SUB_VENDOR	10K	Pull-down to GND if no VBIOS ROM.	
ROM_SO	VGA_DEVICE	10K	Pull-down to GND(no diaplay).	
STRAP0	RAM_CFG[0]	10K		
STRAP1	RAM_CFG[1]	10K		
STRAP2	RAM_CFG[2]	10K		
STRAP3	RAM_CFG[3]	10K		
STRAP4	PCIE_MAX_SPEED	10K	Pull-down to GND(PCIE Gen1).	

SMBUS_ALT_ADDR

0	0x9E (Default)
1	0x9C (Multi-GPU usage)

SUB_VENDOR

0	Disable (Default)
1	

VGA_DEVICE

0	Non-Primary 3D Acceleration Device(Class Code 302h)(Default)
1	Primary Display or VGA Device .

PCIE_MAX_SPEED

0	Limit to PCIe Gen1
1	PCIe Gen 2/3 Capable


GPU	Project	VRAM size	CH	Description	Compal VRAM P/N	VRAM description	ROM CFG setup [3...0]	RAM_CFG	R P/N
N15V-GM (23x23) 64bit (One CH single rank)	ZSO40	128M(X16)	CHA	DDR3 Hynix 128Mx16 1.5V	SA00006H400	H5TC2G63FFR-11C 1000MHz	1100	RV171+RV172+RV167+RV166	
	ZSO50	128M(X16)	CHA	DDR3 Micron 128Mx16 1.5V	SA000067500	MT41J128M16JT-093G-K 1000MHz	0001	RV164+RV172+RV173+RV174	
		128M(X16)	CHA	DDR3 Samsung 128Mx16 1.5V	SA000068U00	K4W2G1646E-BC1A 1000MHz	0101	RV164+RV172+RV166+RV174	




#9/5 RAM_CFG follow RVL-06891-001 table 1.
Dule Rank layout with single Rank population.

USER Straps


User [3:0]	
1000-1100	Customer defined

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	N15V-GM MISC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date: Friday, March 14, 2014	LA-A999P
				Sheet 29 of 58	Rev 1.0








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/30	Deciphered Date	2013/06/30	Title	CRT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc#	LA-A999P
				File#	14.2814
				Sheet	38 of 38
				Rev	01



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	WLAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-A999P	Rev 0.1
				Date:	Friday, March 14, 2014
				Sheet	33 of 58





Reserve SATA Redriver



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	ODD/SATA Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-A999P
				Date:	Friday, March 14, 2014
				Sheet	34 of 58
				Rev	0.1


JHW1 need to short

+LAN_VDD_3V3 Rising time need>0.5ms and <100ms





CL9 & CL5 close to UL1: Pin 11,32
CL19 close to UL1: Pin 32
CL20 close to UL1: Pin 11
CL10 & CL16 close to UL1: Pin 23


SP050005L00 Footprint




(SP050003P00) 10/100 8166@
(SP050007M00) Giga 8161@



RTL8151G (LDO mode)



8151/8166 Co-Lay




(SA000063500) 10/100 8166@
(SA00005YT00) Giga 8151@

	LDO mode	Switching mode
LL1	SMT	@
CL21	SMT	@
LL2	@	SMT
CL8	@	SMT


CL14 & CL15 close UL1 Pin22
CL26 & CL27 close UL1 Pin30

Place CL11-CL13 close UL1 Pin 3, 8, 22


+LAN_VDD_3V3=40mil
+VDDREG=40mil
+LAN_REGOUT=60mil




<1118>change to standard part.





RTS5239






Card Reader Connector



Security Classification	Compal Secret Data	Document Number	LAN 8111G
Issued Date	2013/02/26	Deciphered Date	2015/07/08
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	LA-A999P
		Date	Friday, March 14, 2014
		Sheet	35 of 58



USB2.0 port x 2




131126 SWAP DM4.2 & DM4.3 by layout requested

131203 SWAP pin of LM5 by layout requested





131129 change DM3 & DM4 to pop by ESD requested

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2013/02/26				Title			
Deciphered Date				2015/07/08				USB 3.0/2.0 conn			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev			
				LA-A999P				0.1			
Date:				Friday, March 14, 2014				Sheet			
				36				of			
				58							




<Si> QA2 change from NMOS to BJT

Power down (PD#) power stage for save power
0V: Power down power stage
3.3V: Power up power stage








COMBO AUDIO JACK

HPR, HPL, 15mil Keep 30mil






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2013/01/04		2015/01/04		AUDIO ALC259-VC2-CG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size C		Document Number	Rev
		LA-A999P			0.1
Date: Friday, March 14, 2014		Sheet 37 of 58			

Touch pad conn




Keyboard conn




Security Classification		Compal Secret Data				Compal Electronics, Inc.										
Issued Date		2013/02/26		Deciphered Date		2015/07/08		Title								
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								KB/TP								
								Size B	Document Number						Rev 0.1	
									LA-A999P							
								Date:	Friday, March 14, 2014				Sheet	38	of	58

Power Button Connector




<1205> update footprint.

<SI> Del New Lid SW conn




FAN conn




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	PWRBTN/FAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-A999P
				Date:	Friday, March 14, 2014
				Sheet	39 of 58


TPM1.2



ACCELEROMETER





Screw Hole 131127 follow haswell 14"



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TPM/Screw hole		
				Size	Document Number	Rev
					LA-A999P	0.1
Date:		Friday, March 14, 2014		Sheet	40 of 58	

PV# 2013.01.29 Add CK4 for ESD protection



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2011/06/29		2011/06/29		EC ENE-KB9012	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
LA-A999P		Friday, March 14, 2014		41 of 58	
Date		Sheet		Rev	
1		41		0.1	


Green CLK no reserved.

BOM control

Platform	Silego P/N	Compal PN	25MHz(A)	32.768KHz	25MHz(B)	27MHz	8MHz	Remark
Intel CRV UMA	SLG3NB244VTR	SA000063300	1	1	1	X	X	GCLKUMA@
Intel CRV Dis	SLG3NB304VTR	SA000057I00	1	1	1	1	X	GCLKDIS@



Base on A32 32.768KHz use 10ppm, G-CLK 25MHz X'TAL use 10ppm.

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2014/07/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				GCLK	
				Document Number	
				LA-A999P	
Date: Friday, March 14, 2014				Sheet 31 of 58	



+1.5V to +1.5VS


<1111> Remove +1.5VS DCDC.



AO4430L
VGS Max=+/- 20V
VGS(Th) max=2.5V


Rds Max=5.5m @VGS=10V
Rds Max=7.5m @VGS=4.5V

AO4430L
VGS Max=+/- 20V
VGS(Th) max=2.5V
Rds Max=5.5m @VGS=10V
Rds Max=7.5m @VGS=4.5V




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/06/29		Deciphered Date		2011/06/29		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						DC Interface					
						Size		Document Number		Rev	
						Custom		LA-A999P		0.1	
Date:		Friday, March 14, 2014		Sheet		43		of 58			


NGFF and WLAN




PV# 2013.01.23 Add QB8 abd RL25 to support OBFF
PV# 2013.02.22 Unpop QB4 and RL23 for not support OBFF

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		WAKE and RST-1		Size	
				Document Number	
				Custom	
				LA-A999P	
				Date:	
				Friday, March 14, 2014	
				Sheet	
				44 of 58	
				Rev	
				0.1	







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2013/08/07		Title	
		Deciphered Date		PWR-DC Conn	
		2016/08/06		Size	
				Document Number	
				LA-A998P	
				Rev	
				0.2	
				Date:	
				Friday, March 14, 2014	
				Sheet	
				46 of 58	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/07	Deciphered Date	2016/08/06	Title	PWR-BATT Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-A998P
				Date:	Friday, March 14, 2014
				Sheet	47 of 58
				Rev	0.2




Vin Detector			
	Min.	Typ	Max.
H-->L		17.23V	
L-->H		17.63V	
ILIM and external DPM			
3.61A			



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/07	Deciphered Date	2016/08/06	Title	PWR-3VALW/5VALW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev 0.2
				Document Number	
				Date:	LA-A998P
				Sheet	49 of 58



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/07	Deciphered Date	2016/08/06	Title	PWR-1.35V/0.675VS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-A998P
				Date:	Friday, March 14, 2014
				Sheet	50 of 58




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/07	Deciphered Date	2016/08/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-1.05VS VCCP	
Size	Custom	Document Number	LA-A998P	Rev	0.2
Date:	Friday, March 14, 2014	Sheet	51	of	58


VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V

SY8037DDCC support CRV ULV VID table

+VCCSAP (ULV)
TDC 3A
Peak Current 4A
OCP current 8A



The 1k PD on the VCCSA VIDs are empty.
These should be stuffed to ensure that
VCCSA VID is 00 prior to VCCIO stability.



Ipeak=1.308A
ILIM = 4A
F=1MHz

Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2013/08/07	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Rev 0.2
Size C	Document Number	LA-A998P
Date	Friday, March 14, 2014	Sheet 52 of 58

Design Note
 This circuit is for ULV 1+1 17W.
 CPU: IccMax=33A, TDC=16A(TDP NOM)
 Output Cap. follow Intel PDDG
 330uF/9m*1, 560uF/4.5m*1 22uF_0603*12, 2.2uF_0402*16
 GFX(GT2): IccMax=33A, TDC=21.5A
 Loadline: -3.9 m V/A
 Output Cap. follow Intel PDDG
 560uF/4.5m*1, 22uF_0603*6, 10uF_0603*6, 1uF_0402*11

Close GFX choke


Close GFX L/S MOS

For VR_HOT#, already pull high at power side.

PRZ15 and PRG5
 27.4K ohm for 100 degree
 61.9K ohm for 110 degree

Close CPU L/S MOS

Layout Note
 SVID routing
 1. Alert# signal must be routed between the Clock and Date lines to reduce the cross talk between them. Signal order arrangement: mobile order is Clock-Alert-Date.
 2. SVID spacing requirement is 18mils(0.475mm): VSSENSE
 3. Maximum total microstrip routing length of each SVID signal must not exceed 6000mils(152.4mm).
 4. The SVID bus must be ground reference. It cannot be referenced to input (Vbat or 12V) power plans as they can couple noise into the SVID bus as power states change.
 5. Avoid routing under noisy circuit, e.g. switch node, Gate driver, B+, Vin, high speed signal.
 6. When SVID signal changes Layer, GND return path may be changed also. We need add GND via for GND reference.



Layout Note
 Reduce Acoustic Noise
 1. The AL bulk capacitor of B+ should be very close to CPU_CORE MOSFET.
 2. Input ceramic caps must place on symmetry same location on top side and bottom side.

OCP setting=39.9~44.99A

0.22uH DCR= 0.97+-5% m ohm, Idc-Isat= 25-34A

VDD source use +5VS and PGOOD source use +3VS
 Please confirm power on and down sequence, make sure VGATE after CPU_CORE on.


OCP setting=39.9~44.99A

0.22uH DCR= 0.97+-5% m ohm, Idc-Isat= 25-34A

$C_n = L / ((R_{ntcnet} * R_{sum}) / (R_{ntcnet} + R_{sum})) * DCR$
 If Cn is correctly selected, when the load current has a square change, the output voltage also has a square response.


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/07	Deciphered Date	2016/08/06	Title	PWR-CPU CORE/GFX CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-A998P
				Rev	0.2
				Date	Fdsay, March 14, 2011
				Sheet	53 of 58

+CPU_CORE




CPU_CORE
330uF 9m *1
560uF 4.5m *1
22uF 0603 *12
2.2uF 0402 *16

+VGFX_CORE




GFX_CORE
560uF 4.5m *1
22uF 0603 *6
10uF 0603 *6
1uF 0402 *11

+VCCP




VCCP
330uF 9m *2
10uF 0603 *10
1uF 0402 *26

Security Classification		Compal Secret Data		Compal Electronics, Inc.											
Issued Date		2013/08/07		Deciphered Date		2016/08/06		Title							
								PWR-CPU CORE DECOUPLING							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size		Document Number		Rev					
								LA-A998P		QFCAA		0.2			
						Date:		Friday, March 14, 2014				Sheet		54 of 58	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/07	Deciphered Date	2016/08/06	Title	PWR-1.5VS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-A998P	Rev 0.2
				Date:	Friday, March 14, 2014
				Sheet	55 of 58

+VGA_CORE



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/07	Deciphered Date	2016/08/06	Title	PWR-VGA CHIP DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-A998P
				Date:	Friday, March 14, 2014
				Sheet	57 of 58

