Revisions			Approvals			
REV	ECN NO.	Description Of Change	DATE	DFTG.	ENGR.	REL.

TABLE OF CONTENTS

Changed by EE1	Date Changed Tuesday, July 1, 2003	Time Changed 11:12:21 am	QA CHK	VER A02	Model Number FC8496	Sheet 1 of 56

Engineer *Engr_Name*
Drawn by *Drawer_Name*
R&D CHK
DOC CTRL CHK
MFG ENGR CHK

INVENTEC

TITLE *Cricket 2.0 (UMA)*

Size A3

Layout Note:
The following signals should have 10 mil spacing and must be routed 20 mil from any other trace.

MCH_HXSWING
MCH_HYSWING
MCH_HDVREF
MCH_HXRCOMP
MCH_HYRCOMP
MCH_HCCVREF
MCH_HLVREF
HUB_HLZCOMP
MCH_PSWING
MCH_HAVREF



Engineer *Engr_Name*	**INVENTEC**		
Drawn by *Drawer_Name*			
R&D CHK	TITLE		Size A3
DOC CTRL CHK	***Cricket 2.0 (UMA)***		
MFG ENGR CHK	***MONTARA-GM(3/5)***		
Changed by EE1	Date Changed Tuesday, July 1, 2003	Time Changed 11:12:42 am	QA CHK
VER ***A02***	Model Number ***FC8496***	Sheet **10** of **56**	


U529
POWER
ITL_MONTARA_GM_FCBGA_732P_T
+V1.2S_MCH
+V1.2S_GMCH_DPLLA
+V1.2S_GMCH_DPLLB
+V1.5S
+V1.5S_GMCH_ALVDS
+V2.5
+V2.5_GMCH_QSM
+V2.5_GMCH_ASM
+VCCP
+V3S
L527 BLM11A121S
L528 BLM11A121S
L524 BLM11A121S
L525 BLM11P600S
L526 BLM11P600S
0805 0.68uH DCRmax 0.80 ohms
OPEN
Laout Note: Route VSSADAC trace to cap (no via at GMCH)
Laout Note: Route VSSALVDS trace to cap (no via at GMCH)
INVENTEC
Cricket 2.0 (UMA)
MONTARA-GM(4/5)
Engineer
Drawn by
R&D CHK
DOC CTRL CHK
MFG ENGR CHK
Changed by EE1
Date Changed Tuesday, July 1, 2003
Time Changed 11:12:44 am
QA CHK
VER A02
Model Number FC8496
Sheet 11 of 56
Size A3



Engineer *Engr_Name*	**INVENTEC**				
Drawn by *Drawer_Name*					
R&D CHK	TITLE **Cricket 2.0 (UMA)**				Size A3
DOC CTRL CHK	*MONTARA-GM(5/5)*				
MFG ENGR CHK					
Changed by EE1	Date Changed Tuesday, July 1, 2003	Time Changed 11:12:47 am	QA CHK	VER *A02*	Model Number *FC8496*	Sheet **12** of **56**


CN512
AMP_C_1565711_1_ML_200P
SO DIMM 0
SCK/SCK#(0)=SCK/SCK#(1)=SCK/SCK#(2)
SCK/SCK#(3)=SCK/SCK#(4)=SCK/SCK#(5)
DQ=CB=DQS
SCK(2:0) be longer than DQS 1"~2"
SCK(5:3) be longer than DQS 1"~2"
SDQ(63:0) from MCH to DIMM0 2"~3.5"
SCS#,SCKE from MCH to DIMM0 2"~4.5"
SMA(12:0),SBS(1:0),SRAS#,SCAS#,SWE# 2"~3.5"
SCK 3"~6.5"
CN513
AMP_C_1279284_1_DDR_SODIMM_200P
SO DIMM 1
SCK(2:0) be longer than
SCS(1:0),CKE(1:0)
SMA(12:0),SBS(1:0)
RAS#,CAS#,WE#
1"~3"
SCK(5:3) be longer than
SCS(3:2),CKE(3:2)
SMA(12:0),SBS(1:0)
RAS#,CAS#,WE#
1"~3"
+V2.5
+V3S
C334
0.1UF_16V
R171
0_5%
C625
SM_VREF
INVENTEC
Cricket 2.0 (UMA)
DDR
Engineer
Drawn by
R&D CHK
DOC CTRL CHK
MFG ENGR CHK
Changed by EE1
Date Changed Tuesday, July 1, 2003
Time Changed 11:12:49 am
QA CHK
VER A02
Model Number FC8496
Sheet 13 of 56



close to DIMM0<750 mil





close to DIMM1<750 mil



ALL RESISTORS ARE 10 ohm



Engineer *Engr_Name*	**INVENTEC**				
Drawn by *Drawer_Name*					
R&D CHK	TITLE **Cricket 2.0 (UMA)**				Size **A3**
DOC CTRL CHK	*DDR-DAMPING*				
MFG ENGR CHK					
Changed by EE1	Date Changed Tuesday, July 1, 2003	Time Changed 11:12:52 am	QA CHK	VER *A02*	Model Number *FC8496*	Sheet **14** of **56**



Changed by	Date Changed	Time Changed	QA CHK	VER	Model Number	Sheet
EE1	Tuesday, July 1, 2003	11:12:54 am		A02	FC8496	15 of 56

R&D CHK
DOC CTRL CHK
MFG ENGR CHK

INVENTEC

TITLE: *Cricket 2.0 (UMA)*
DDR-PULL UP

Size: A3

One 0.1uF cap per power pin.
Place each cap close to pin.



Layout note: Place capacitors between and near DDR connector if possible.



Close to DDR as passible

Changed by: EE1	Date Changed: Tuesday, July 1, 2003	Time Changed: 11:12:56 am	QA CHK	

Engineer: *Engr_Name*
Drawn by: *Drawer_Name*
R&D CHK
DOC CTRL CHK
MFG ENGR CHK

INVENTEC

TITLE: ***Cricket 2.0 (UMA)***
DDR-DECOUPLING

Size: A3

VER: *A02* Model Number: *FC8496* Sheet 16 of 56



Changed by	Date Changed	Time Changed	QA CHK	VER	Model Number	Sheet	of
EE1	Tuesday, July 1, 2003	11:12:59 am		A02	FC8496	17	56

Engineer	*Engr_Name*
Drawn by	*Drawer_Name*
R&D CHK	
DOC CTRL CHK	
MFG ENGR CHK	

INVENTEC

TITLE: ***Cricket 2.0 (UMA)***

TV ENCODER

Size: A3



Changed by	Date Changed	Time Changed	QA CHK	VER	Model Number	Sheet
EE1	Tuesday, July 1, 2003	11:13:03 am		A02	FC8496	18 of 56

Engineer	**INVENTEC**
Engr_Name	
Drawn by	
Drawer_Name	
R&D CHK	TITLE: *Cricket 2.0 (UMA)*
DOC CTRL CHK	*CRT*
MFG ENGR CHK	Size: A3



Changed by EE1	Date Changed Tuesday, July 1, 2003	Time Changed 11:13:07 am	QA CHK	REV A02	Drawing Number	Sheet 19 of 56

Engineer
Drawn by Drawer_Name
R&D CHK
DOC CTRL CHK
MFG ENGR CHK

INVENTEC

TITLE: ***Cricket 2.0 (UMA)***
LVDS

Size A3


ITP
CPU
BANIAS
(Micro_FCPGA)
mPGA478
P.5-7
CLK GEN
ICS950810
P.4
PSB
CRT
North Bridge
MONTARA-GM
732 BGA
P.8-12
DDR 200/266 2.5V
DDR_SODIMM0
DDR_SODIMM1
P.13-16
TV-Encoder
CH7011A
LCM
Hub Interface
PWR Board
Batt Charger
MAIN BATT
HDD
1 st
P.24
CD-ROM
2 nd
P.25
South Bridge
ICH4-M
421 BGA
P.21-23
LAN INTERFACE FOR 10/100 Mbps (82562-EZ)
PCI Bus
USB2.0 x 3
P.26
LPC 3.3V 33MHZ
BIOS
P.31
SUPER I/O & KBC
CHIVAS-II
LPC 47N253
P.30
TOUCH PAD
2 PICK BUTTON/
1 SCROLL BUTTON
P.33
IR
P.31
KB
P.33
CardBus
Controller
ENE CB720
P.35
PC CARD
TWO SLOTS
P.36
SD SLOT
P.37
1394
TI / TSB43AB21
P.32
1394 CONN X 1
P.32
Mini PCI
Type III
P.38
802.11b
ANT
ANT
LOM
Controller
INTEL 82540-EM/
INTEL 82562EZ
P.27
RJ45
CONN
P.29
2 nd AC97
MDC
RJ11 CNTR
P.42
1 st AC97
Audio on Board
P.39
Codec
AD1981B
AMP
NS LM4873
P.41
EARPHONE
P.41
EXTERNAL
MIC
P.40
Speaker
Engineer
Engr_Name
Drawn by
Drawer_Name
R&D CHK
DOC CTRL CHK
MFG ENGR CHK
INVENTEC
TITLE
Cricket 2.0 (UMA)
Size
A3
Changed by
EE1
Date Changed
Tuesday, July 1, 2003
Time Changed
11:12:22 am
QA CHK
VER
A02
Model Number
FC8496
Sheet 2 of 56

BLANK

Engineer *Engr_Name*	**INVENTEC**				
Drawn by *Drawer_Name*					
R&D CHK	TITLE				Size A3
DOC CTRL CHK	*Cricket 2.0 (UMA)* *CRT INTERFACE*				
MFG ENGR CHK					
Changed by EE1	Date Changed Tuesday, July 1, 2003	Time Changed 11:13:09 am	QA CHK	VER *A02*	Model Number *FC8496*	Sheet 20 of 56



REQ0/GNT0	REQ1/GNT1	REQ2/GNT2	REQ3/GNT3	REQ4/GMT4
MINI-PCI	LAN	CARDBUS	1394	X

IRQA	IRQB	IRQC	IRQD	IRQE	IRQF	IRQG
ATI CARDBUS	MINI-PCI	MINI-PCI	CARDBUS	CARDBUS	LAN	1394

Changed by EE1	Date Changed Tuesday, July 1, 2003	Time Changed 11:13:10 am	QA CHK	VER A02	Model Number FC8496

Engineer Engr_Name
Drawn by Drawer_Name
R&D CHK
DOC CTRL CHK
MFG ENGR CHK

INVENTEC

TITLE: Cricket 2.0 (UMA)
ICH4 (1/3)

Size A3

Sheet 21 of 56


U19
ITL_ICH4_M_BGA_421P
Power Management
IST
AC'97 I/F
LPC I/F
USB I/F
GPIO
Unmuxed GPIO
IDE I/F
Clocks
Misc
WAKE EVENT
Clear Password
TBD
MAYBE CAN BE OPTION
FAIR_NC7WZ17_SC70_6P
INVENTEC
Cricket 2.0 (UMA)
ICH4 (2/3)
Engineer
Drawn by
R&D CHK
DOC CTRL CHK
MFG ENGR CHK
Changed by EE1
Date Changed Tuesday, July 1, 2003
Time Changed 11:13:14 am
QA CHK
VER A02
Model Number FC8496
Sheet 22 of 56



Engineer: *Engr_Name*	**INVENTEC**		
Drawn by: *Drawer_Name*			
R&D CHK	TITLE: ***Cricket 2.0 (UMA)***		Size: A3
DOC CTRL CHK	***ICH4 (3/3)***		
MFG ENGR CHK			
Changed by: EE1	Date Changed: Tuesday, July 1, 2003	Time Changed: 11:13:18 am	QA CHK
VER: *A02*	Model Number: *FC8496*	Sheet 23 of 56	



SIGNAL NAME	TRACE WIDTH (MILS)
+V5S	60
HDDPWR	60
+V5S_SBAY	60
SBAYPWR	60



Changed by	Date Changed Tuesday, July 1, 2003	Time Changed 11:13:21 am	QA CHK	REV	Drawing Number	Sheet 24 of 56

Engineer
Drawn by Drawer_Name
R&D CHK
DOC CTRL CHK
MFG ENGR CHK

INVENTEC

TITLE: ***Cricket 2.0 (UMA)***
HDD CONNECTOR

Size A3



Changed by	Date Changed Tuesday, July 1, 2003	Time Changed 11:13:23 am	QA CHK	REV	Drawing Number

Engineer
Drawn by *Drawer_Name*
R&D CHK
DOC CTRL CHK
MFG ENGR CHK

INVENTEC

TITLE: ***Cricket 2.0 (UMA)***
CD-ROM Connect

Size A3

Sheet 25 of 56



Changed by	Date Changed	Time Changed	QA CHK	VER	Model Number	Sheet
EE1	Tuesday, July 1, 2003	11:13:25 am		A02	FC8496	26 of 56

Engineer	**INVENTEC**
Engr_Name	
Drawn by	
Drawer_Name	
R&D CHK	TITLE: *Cricket 2.0 (UMA)*
DOC CTRL CHK	*USB_PORT*
MFG ENGR CHK	Size: A3



Engineer	INVENTEC
Drawn by Drawer_Name	
R&D CHK	TITLE: Cricket 2.0 (UMA)
DOC CTRL CHK	LAN CONTROLLER
MFG ENGR CHK	Size A3

Changed by	Date Changed	Time Changed	QA CHK	REV	Drawing Number	Sheet 27 of 56
	Tuesday, July 1, 2003	11:13:28 am				





Changed by: EE1	Date Changed: Tuesday, July 1, 2003	Time Changed: 11:13:31 am	QA CHK	VER: A02	Model Number: FC8496

Engineer: *Engr_Name*
Drawn by: *Drawer_Name*
R&D CHK
DOC CTRL CHK
MFG ENGR CHK

INVENTEC

TITLE: ***Cricket 2.0 (UMA)***
LAN POWER

Size: A3

Sheet 28 of 56



Changed by	Date Changed	Time Changed	QA CHK	VER	Model Number	Sheet
EE1	Tuesday, July 1, 2003	11:13:34 am		A02	FC8496	29 of 56

Engineer: *Engr_Name*
Drawn by: *Drawer_Name*
R&D CHK
DOC CTRL CHK
MFG ENGR CHK

INVENTEC

TITLE: ***Cricket 2.0 (UMA)***
RJ45 CONN

Size: A3


+ADAPTOR
PMOS
PMOS
CHARGE
PMOS
+VBAT
BQ24701
PACK1
MAX1987
+VCC_CORE
PWR_GOOD_3
ON_+VCC_CORE
MCH_GOOD
H_PWRGD
MAX1845
+VCCP
+V1.2S_MCH
PWR_GOOD_3
ON_+VCCP
+V1.2
+V5S
ON_+V1.2
MCH_GOOD
+V2.5A
+V2.5
SLP_S4_3R
ON
+V2.5
MAX1845
+V2.5S
+V2.5
+V1.8S
+V1.5AON
ON
+V1.5A
SLP_S3#_3R
ON
+V2.5S
+V1.8S
+V3AON
PGOOD
+V1.5A
MAX6308
+V1.5ON
+V3
+V3
SLP_S4#_3R
PMOS
ON
+V3
MAX1999
+V3A
+V3S
PMOS
+V5ON
ON5
+V5_a
SLP_S3#_3R
ON
+V3S
ON3
+V5A
PMOS
+V5_a
2VREF
REF
SLP_S3#_3R
ON
+V5
PMOS
+V5S
SLP_S3#_3R
ON
+V5S
+V2.5
LP2996
+V1.25
+VGAVCC
(1.5V / 1.25V)
+V2.5S
SM_VREF
+V2.5
NMOS
+V1.5S
+V1.5S
SLP_S3_4R
ON
Engineer
Engr_Name
Drawn by
Drawer_Name
R&D CHK
DOC CTRL CHK
MFG ENGR CHK
INVENTEC
TITLE
Cricket 2.0 (UMA)
BLOCK DIAGRAM
Size
A3
Changed by
EE1
Date Changed
Tuesday, July 1, 2003
Time Changed
11:12:23 am
QA CHK
VER
A02
Model Number
FC8496
Sheet 3 of 56


U20
6019A0114801
SMSC_LPC47N253_LBGA_256P
SUPER I/O
GPIO
KEYBOARD
POWER
LPC
IR
UARTS
MISC
FLOPPY
PARALLEL PORT
DevII
RTC
GROUND
GPIO INTERFACE
+V3A
+V3S
+V3A_MSIO
+V5AON
MACHINE_ID0
MACHINE_ID1
MACHINE_ID2
MACHINE_ID3
BATT_IN0
PWR_SWIN#_3
PWRBTN_ICH#_3
SCAN_IN(7:0)
SCAN_OUT(15:0)
LPC_AD(3)
LPC_AD(2)
LPC_AD(1)
LPC_AD(0)
LPC_DRQ0#
LPC_FRAME#_3
PCI_RESET#_3
SUS_STAT#_3
IR_RX
IR_TX
RUNSCI0#_3
SERIRQ_3
BAT0_DATA
BAT0_CLK
BAT1_DATA
BAT1_CLK
CLK_KBC14_3R
CLK_KBCPCI_3R
CLKRUN#_3
EXKBCK
EXKBDT
MOUSCK
MOUSDT
IM_CLOCK
IM_DATA
TI_SN74LVC1G17DBVR_SOT_5P
BAT54
RTCVCC
SHUTDOWN#
VOL_UP
VOL_DN
BTWAKEUP
DOCDT#
BATT_IN1
H_INIT#
ACPRES
LID_SW#_3
SUS_STAT#_3
BAT_LED#
PWR_LED#
FDD_LED#
PWR_GOOD_3
BATT_PWM
FAN1_PWM_3
INV_PWM_3
KBCPURST#_3
RSMRST#_3
WAKEUP0#_3
INVENTEC
Cricket 2.0 (UMA)
CHIVAS II
A3
A02
FC8496
Sheet 30 of 56
Changed by EE1
Date Changed Tuesday, July 1, 2003
Time Changed 11:13:38 am



Changed by	Date Changed	Time Changed	QA CHK	VER	Model Number	Sheet
EE1	Tuesday, July 1, 2003	11:13:43 am		A02	FC8496	31 of 56

Engineer	**INVENTEC**
Engr_Name	
Drawn by	
Drawer_Name	
R&D CHK	TITLE: **Cricket 2.0 (UMA)**
DOC CTRL CHK	*FLASH ROM & IR*
MFG ENGR CHK	Size: A3


U501
TI_TSB43AB21_PDT_128P
PCI BUS INTERFACE
BIAS CURRENT
OSCILLATOR
FILTER
EEPROM 2 WIRE BUS
POWER CLASS
PHY PORT 1
PCI_AD(0:31)
PCI_CBE#(0:4)
CLK_1394PCI_3R
1394PCIGNT3#_3
1394REQ3#_3
PCI_AD(26)
PCI_FRAME#_3
PCI_IRDY#_3
PCI_TRDY#_3
PCI_DEVSEL#_3
PCI_STOP#_3
PCI_PERR#_3
PIRQ#_3
PCI_PME#_3
PCI_SERR#_3
PCI_PAR_3
PCI_RESET#_3
CLKRUN#_3
G_RST#
CPS
GPIO3
GPIO2
U517
NM24C02LMT8
220 ohm when no EEPROM
CN502
MLX_54516_0492
L501
L500
DLW21SN900SQ2L
INVENTEC
Cricket 2.0 (UMA)
1394 CONTROLLER
A3
A02
FC8496
Tuesday, July 1, 2003
11:13:46 am
EE1
Sheet 32 of 56



Changed by	Date Changed Tuesday, July 1, 2003	Time Changed 11:13:50 am	QA CHK	REV	Drawing Number	Sheet 33 of 56	

Engineer *Engr_Name*	**INVENTEC**	
Drawn by *Drawer_Name*	TITLE: *Cricket 2.0 (UMA)*	Size A3
R&D CHK	**KB I/F & TOUCH PAD**	
DOC CTRL CHK		
MFG ENGR CHK		



PWR SWITCH



LID SWITCH





Changed by	Date Changed Tuesday, July 1, 2003	Time Changed 11:13:53 am	QA CHK	REV	Drawing Number	Sheet 34 of 56

Engineer	**INVENTEC**	
Drawn by *Drawer_Name*	TITLE: *Cricket 2.0 (UMA)*	Size A3
DOC CTRL CHK	**SWITCHES / LEDS**	
MFG ENGR CHK		


U22
ENE_CB720_LFBGA_328P
INVENTEC
Cricket 2.0 (UMA)
CARD CONTROLLER
Engineer
Drawn by
DOC CTRL CHK
MFG ENGR CHK
Changed by
Date Changed
Tuesday, July 1, 2003
Time Changed
11:13:56 am
QA CHK
REV
Drawing Number
Sheet 35 of 56
Size A3



Changed by	Date Changed	Time Changed	QA CHK	Engineer	INVENTEC		
EE1	Tuesday, July 1, 2003	11:13:59 am		Engr_Name			
				Drawn by			
				Drawer_Name			
				R&D CHK			
				DOC CTRL CHK	TITLE	Size	
				MFG ENGR CHK	Cricket 2.0 (UMA)	A3	
					PC CARD POWER & PCMCIA		
					VER A02	Model Number FC8496	Sheet 36 of 56





FOR CARD 3V POWER



Changed by: EE1	Date Changed: Tuesday, July 1, 2003	Time Changed: 11:14:03 am	QA CHK	VER: A02	Model Number: FC8496

Engineer: *Engr_Name*
Drawn by: *Drawer_Name*
R&D CHK
DOC CTRL CHK
MFG ENGR CHK

INVENTEC

TITLE: ***Cricket 2.0 (UMA)***
3 IN 1 Connector

Size: A3

Sheet 37 of 56



Changed by	Date Changed Tuesday, July 1, 2003	Time Changed 11:14:05 am	QA CHK	REV	Drawing Number	Sheet 38 of 56	

Engineer	**INVENTEC**
Drawn by *Drawer_Name*	
R&D CHK	TITLE: Size A3
DOC CTRL CHK	***Cricket 2.0 (UMA)***
MFG ENGR CHK	**MINI PCI**



Changed by: EE1	Date Changed: Tuesday, July 1, 2003	Time Changed: 11:14:08 am	QA CHK	VER: A02	Model Number: FC8496

Engineer: *Engr_Name*
Drawn by: *Drawer_Name*
R&D CHK
DOC CTRL CHK
MFG ENGR CHK

INVENTEC

TITLE: ***Cricket 2.0 (UMA)***
AC97' CODE

Size: A3

Sheet 39 of 56



Changed by EE1	Date Changed Tuesday, July 1, 2003	Time Changed 11:12:25 am	QA CHK		

Engineer Engr_Name	**INVENTEC**
Drawn by Drawer_Name	
R&D CHK	TITLE: *Cricket 2.0 (UMA)*
DOC CTRL CHK	*CLK GENERATOR*
MFG ENGR CHK	Size: A3
VER: *A02*	Model Number: *FC8496*
Sheet 4 of 56	



Changed by: EE1	Date Changed: Tuesday, July 1, 2003	Time Changed: 11:14:13 am	QA CHK	VER: A02	Model Number: FC8496	Sheet 40 of 56

Engineer: *Engr_Name* Drawn by: *Drawer_Name* R&D CHK DOC CTRL CHK MFG ENGR CHK	**INVENTEC**	Size: A3
	TITLE: ***Cricket 2.0 (UMA)*** ***VR & MIC JACK***	



Engineer	*Engr_Name*
Drawn by	*Drawer_Name*
R&D CHK	
DOC CTRL CHK	
MFG ENGR CHK	

INVENTEC

TITLE: ***Cricket 2.0 (UMA)***

AMP

Size: A3

Changed by	Date Changed	Time Changed	QA CHK	VER	Model Number	Sheet
EE1	Tuesday, July 1, 2003	11:14:15 am		*A02*	*FC8496*	41 of 56



RJ11 CONN

Changed by: EE1	Date Changed: Tuesday, July 1, 2003	Time Changed: 11:14:19 am	QA CHK	VER: A02	Model Number: FC8496	Sheet 42 of 56

Engineer: *Engr_Name*	**INVENTEC**	
Drawn by: *Drawer_Name*	TITLE: ***Cricket 2.0 (UMA)***	Size: A3
R&D CHK	***MDC I/F & RJ11***	
DOC CTRL CHK		
MFG ENGR CHK		



FAN CN



Thermal Sensor For CPU

ADDRESS 9C

Engineer			
Drawn by *Drawer_Name*			
R&D CHK			
DOC CTRL CHK			
MFG ENGR CHK			
Changed by	Date Changed Tuesday, July 1, 2003	Time Changed 11:14:22 am	QA CHK

INVENTEC

TITLE: *Cricket 2.0 (UMA)*

Size A3

THERMAL SENSOR & FAN CONTROLLER

REV | Drawing Number | Sheet 43 of 56



DECOPULING CAPACITORS FOR EMI



DECOPULING CAPACITORS FOR EMI



DECOPULING CAPACITORS FOR EMI







Changed by EE1	Date Changed Tuesday, July 1, 2003	Time Changed 11:14:24 am	QA CHK	REV	Drawing Number	Sheet 44 of 56

Engineer	**INVENTEC**
Drawn by *Drawer_Name*	
R&D CHK	TITLE: *Cricket 2.0 (UMA)* Size A3
DOC CTRL CHK	**DECOUPLING CAPS**
MFG ENGR CHK	



Changed by	Date Changed Tuesday, July 1, 2003	Time Changed 11:14:26 am	QA CHK	REV	Drawing Number	Sheet 45 of 56

Engineer	**INVENTEC**	
Drawn by *Drawer_Name*		
R&D CHK	TITLE: ***Cricket 2.0 (UMA)*** **Drill Hole**	Size A3
DOC CTRL CHK		
MFG ENGR CHK		



Changed by	Date Changed	Time Changed	QA CHK	VER	Model Number
EE1	Tuesday, July 1, 2003	11:14:28 am		A02	FC8496

Engineer: *Engr_Name*
Drawn by: *Drawer_Name*
R&D CHK
DOC CTRL CHK
MFG ENGR CHK

INVENTEC

TITLE: *Cricket 2.0 (UMA)*
HIGH-SPEED

Size: A3

Sheet 46 of 56



Changed by EE1	Date Changed Tuesday, July 1, 2003	Time Changed 11:14:30 am	QA CHK	VER A02	Model Number FC8496

Engineer *Engr_Name*
Drawn by *Drawer_Name*
R&D CHK
DOC CTRL CHK
MFG ENGR CHK

INVENTEC

TITLE **Cricket 2.0 (UMA)**

Pull Ups

Size A3

Sheet **47** of **56**



Changed by	Date Changed	Time Changed	QA CHK	VER	Model Number	Sheet
EE1	Tuesday, July 1, 2003	11:14:33 am		A02	FC8496	48 of 56

Engineer	*Engr_Name*
Drawn by	*Drawer_Name*
R&D CHK	
DOC CTRL CHK	
MFG ENGR CHK	

INVENTEC

TITLE: ***Cricket 2.0 (UMA)***

POWER (1/6)

Size: A3



Changed by: EE1	Date Changed: Tuesday, July 1, 2003	Time Changed: 11:14:36 am	QA CHK	VER: A02	Model Number: FC8496	Sheet 49 of 56

Engineer: *Engr_Name*	**INVENTEC**	
Drawn by: *Drawer_Name*	TITLE: **Cricket 2.0 (UMA)**	Size: A3
R&D CHK		
DOC CTRL CHK		
MFG ENGR CHK		



BANIAS 1 OF 3

NOTE 1

IF USE A0 STEPPING CPU MUST SET TEST1 & TEST2 TO 1K ohm PULL DOWN

QDF	STEPPING	FREQUENCY
QMI4	A0	1.2G
QMK4	A0	1.2G
QSU4	A1	1.3G
QSU5	A1	1.2G
QSU6	A1	1.3G
QSU7	A1	1.2G

Engineer Engr_Name	INVENTEC					
Drawn by Drawer_Name						
R&D CHK	TITLE: Cricket 2.0 (UMA)					Size: A3
DOC CTRL CHK	Banias(1/3)					
MFG ENGR CHK						
Changed by EE1	Date Changed Tuesday, July 1, 2003	Time Changed 11:12:29 am	QA CHK	VER A02	Model Number FC8496	Sheet 5 of 56



Changed by EE1	Date Changed Tuesday, July 1, 2003	Time Changed 11:14:40 am	QA CHK	VER A02	Model Number FC8496	Sheet 50 of 56

Engineer: *Engr_Name*
Drawn by: *Drawer_Name*
R&D CHK
DOC CTRL CHK
MFG ENGR CHK

INVENTEC

TITLE: ***Cricket 2.0 (UMA)***

Size: A3


+V3S
+VBAT
+VBAT_CORE
+V5S
+VCC_CORE
R175 3K_5%
5A_429005 FUSE2
IF WE USE POWER BOARD INTERNAL SEQUENCE
CLK_EN# SHORT
VGATE_U OPEN
PM_VGATE SHORT
R174 0_5%
R176 OPEN
VGATE_U
PM_VGATE
IF WE USE POWER BOARD EXTERNAL SEQUENCE
CLK_EN# OPEN
VGATE_U SHORT
PM_VGATE OPEN
PAD4 POWERPAD_2_0805
C164 2.2UF_K_10V
C163 1UF_10V
4.7UF_K_25Vx3
C152
C150
C148
FDS6694
Q8
Q7
DHM
LXM
DLM
FDS7764A
Q5
Q6
R539 20_5%
D12 SFPB74
C5305 2200PF
L510 AE20A0R5_19A
R563 0.0015_5%_1W
KENVEN SENSE
R566 750_1%
R565 1K
R103 100K_5%
R86 OPEN
R573 10
C5218 1UF_10V
VCC_IN
MCH_GOOD
R101 1K_1%
CLK_EN#
R85 OPEN
U8
MAX_MAX1987ETM_QFN48_48P
VCC
SYSPOK
CLKEN#
IMVPOK
VR_VID0
VR_VID1
VR_VID2
VR_VID3
VR_VID4
VR_VID5
D0
D1
D2
D3
D4
D5
S0
S1
S2
B0
B1
B2
SUS
DPSLP#
PSI#
SHDN#
TON
CCV
REF
ILIM
TIME
DDO#
VDD
V+
BSTM
DHM
LXM
DLM
PGND
GND
CMP
CMN
OAIN+
OAIN-
FB
NEG
CCI
POS
CSP
CSN
BSTS
DHS
LXS
DLS
TH
D14 BAT54A
C108 0.1UF_25V
R73 0
4.7UF_K_25V x3
C151
C149
C147
Q11
Q12
UGATE2
L514 AE20A0R5_19A
R564 0.0015_5%_1W
R568 750_1%
R567 1K
R555 1.5K
R553 1M
C5307 470PF
R90 0
C153 0.1UF_25V
R556 4.7K
C5165 4700PF
R554 1.1K_1%
Q17
Q16
R583 20_5%
D504 SFPB74
C5173 2200PF
C154 270PF
R98 100K_5%
R91 28K_5%
C5202 0.22UF_K_10V
C5273 100PF
R99 30.1K_1%
R100 0_5%
R104 OPEN
R107 0_5%
R108 OPEN
R561 OPEN
R574 0_5%
R559 OPEN
R106 OPEN
R558 OPEN
R109 OPEN
R557 100K
R97 OPEN
R105 OPEN
R96 OPEN
R562 OPEN
R92 0_5%
R94 OPEN
R93 0_5%
R560 OPEN
R95 OPEN
H_VID0
H_VID1
H_VID2
H_VID3
H_VID4
H_VID5
R79
R80
R81
R82
R83
R84
VR_VID0
VR_VID1
VR_VID2
VR_VID3
VR_VID4
VR_VID5
Engineer
Engr_Name
Drawn by
Drawer_Name
R&D CHK
DOC CTRL CHK
MFG ENGR CHK
QA CHK
INVENTEC
TITLE
Cricket 2.0 (UMA)
POWER ON SEQUENCE
Size A3
Changed by EE1
Date Changed Tuesday, July 1, 2003
Time Changed 11:14:43 am
VER A02
Model Number FC8496
Sheet 51 of 56



Changed by	Date Changed	Time Changed	QA CHK	VER	Model Number	Sheet
EE1	Tuesday, July 1, 2003	11:14:48 am		A02	FC8496	52 of 56

Engineer	*Engr_Name*
Drawn by	*Drawer_Name*
R&D CHK	
DOC CTRL CHK	
MFG ENGR CHK	

INVENTEC

TITLE: ***Cricket 2.0 (UMA)***

SBS Charger

Size: A3





Changed by: EE1	Date Changed: Tuesday, July 1, 2003	Time Changed: 11:14:51 am	QA CHK	VER: A02	Model Number: FC8496	Sheet 53 of 56

Engineer: *Engr_Name*	**INVENTEC**	
Drawn by: *Drawer_Name*	TITLE: **Cricket 2.0 (UMA)**	Size: A3
R&D CHK		
DOC CTRL CHK		
MFG ENGR CHK		



Changed by	Date Changed	Time Changed	QA CHK	VER	Model Number	Sheet
EE1	Tuesday, July 1, 2003	11:14:53 am		A02	FC8496	54 of 56

Engineer *Engr_Name*	**INVENTEC**
Drawn by *Drawer_Name*	
R&D CHK	TITLE: *Cricket 2.0 (UMA)*
DOC CTRL CHK	Size: A3
MFG ENGR CHK	



Changed by	Date Changed	Time Changed	QA CHK	VER	Model Number	Sheet
EE1	Tuesday, July 1, 2003	11:14:55 am		A02	FC8496	55 of 56

Engineer	*Engr_Name*
Drawn by	*Drawer_Name*
R&D CHK	
DOC CTRL CHK	
MFG ENGR CHK	

INVENTEC

TITLE: ***Cricket 2.0 (UMA)***

Size: A3



Changed by: EE1	Date Changed: Tuesday, July 1, 2003	Time Changed: 11:14:59 am	QA CHK	VER: A02	Model Number: FC8496	Sheet 56 of 56

Engineer: *Engr_Name*	**INVENTEC**	
Drawn by: *Drawer_Name*	TITLE: ***Cricket 2.0 (UMA)*** **VIDVCC/1.25V**	Size: A3
R&D CHK		
DOC CTRL CHK		
MFG ENGR CHK		


CN508
AMP_MPGA479M_C_1376756_479P_BANIAS
In-Target Probe
+VCCP
+VCCP
+V3A
R2 OPEN (54.9_1%)
R7 OPEN (54.9_1%)
R6 39.2_1%
R1 240_5%
C6 OPEN (0.1uF_16V)
CN1
MLX_52435_2891
TDI_FLEX
H_TMS
H_TCK
H_TDO
H_TRST#
H_CPURST#
H_TCK
R5 OPEN (22.6_1%)
R3 OPEN (22.6_1%)
R4 27.4_1%
ITP_DBRESET#
H_BPM0_ITP#
H_BPM1_ITP#
H_BPM2_ITP#
H_BPM3_ITP#
H_BPM4_PRDY#
H_BPM5_PREQ#
+VCC_CORE
+VCC_CORE
+VCCA
+VCCP
CN508
AMP_MPGA479M_C_1376756_479P_BANIAS
other trace
vccsense
vsssense
other trace
1:3
H_VID0
H_VID1
H_VID2
H_VID3
H_VID4
H_VID5
VCCSENSE
VSSSENSE
NO_STUFF_54.9_1%
R541 OPEN
R540 OPEN
NO_STUFF_54.9_1%
+V1.8S
+V1.5S
+VCCA
R584 0_5%
R536 OPEN
C5106 0.01UF_16V
C5098 0.01UF_16V
C5244 0.01UF_16V
C5172 0.01UF_16V
C1081 10UF_K_6.3V
C5091 10UF_K_6.3V
C1175 10UF_K_6.3V
C5230 10UF_K_6.3V
+V1.5V is for Dothan CPU
BANIAS 2 OF 3
INVENTEC
Engineer
Drawn by
R&D CHK
DOC CTRL CHK
MFG ENGR CHK
TITLE
Cricket 2.0 (UMA)
Banias(2/3)
Size A3
Changed by EE1
Date Changed Tuesday, July 1, 2003
Time Changed 11:12:32 am
QA CHK
VER A02
Model Number FC8496
Sheet 6 of 56



BANIAS 3 OF 3

Changed by EE1	Date Changed Tuesday, July 1, 2003	Time Changed 11:12:34 am	QA CHK	VER A02	Model Number FC8496	Sheet 7 of 56

Engineer
Engr_Name
Drawn by
Drawer_Name
R&D CHK
DOC CTRL CHK
MFG ENGR CHK

INVENTEC

TITLE
Cricket 2.0 (UMA)
Banias(3/3)

Size A3



Changed by EE1	Date Changed Tuesday, July 1, 2003	Time Changed 11:12:37 am	QA CHK	

Engineer *Engr_Name*	**INVENTEC**		
Drawn by *Drawer_Name*			
R&D CHK	TITLE **Cricket 2.0 (UMA)**		Size A3
DOC CTRL CHK	*MONTARA-GM(1/5)*		
MFG ENGR CHK			
VER *A02*	Model Number *FC8496*	Sheet **8** of **56**	



Engineer	INVENTEC
Drawn by	
R&D CHK	
DOC CTRL CHK	
MFG ENGR CHK	

TITLE: *Cricket 2.0 (UMA)*
MONTARA-GM(2/5)
Size: A3

Changed by	Date Changed	Time Changed	QA CHK	VER	Model Number	Sheet
EE1	Tuesday, July 1, 2003	11:12:40 am		A02	FC8496	9 of 56