







BL1



Power State Table

Power Name	Control Signal	Power State	Power Source
VCC_CORE	VRON	S0	VIN
+3VPCU	N/A	ALWAYS	VIN
+3V_S5	S5_ON	S0-S5	+3VPCU
+3VSUS	SUSON	S0-S3	+3VPCU
+3V	MAINON	S0	+3VPCU
+12V	MAINON	S0	
+1.2V	MAINON	S0	
+1.05V	MAINON	S0	+1.8VSUS
+0.9V	MAINON	S0	+1.8VSUS
+1.8V_S5	S5_ON	S0-S5	+3VPCU
+1.8VSUS	SUSON	S0-S3	VIN
+1.8V	MAINON	S0	+1.8VSUS



PROJECT : BL1
Quanta Computer Inc.

Size	Document Number	Rev
	BLOCK DIAGRAM	1A
Date:	Saturday, January 07, 2006	Sheet 1 of 29

CPU

POWER CHECK

- VCC_CORE {3,25}
- +3V {4,6,7,8,9,10,11,12,13,14,16,17,18,19,20,23,24,25,26,27}
- +1.05V {3,4,5,6,8,11,13,26,29}

Banias

1 OF 3

REQUEST PHASE SIGNALS

DATA PHASE SIGNALS

ERROR SIGNALS

ARBITRATION PHASE SIGNALS

SNOOP PHASE SIGNALS

RESPONSE PHASE SIGNALS

PC COMPATIBILITY SIGNALS


DIAGNOSTIC & TEST SIGNALS









EXECUTION CONTROL SIGNALS




THERMAL DIODE

Banias_Processor_RVS

H/W MONITOR








CLK

POWER CHECK

+3V [2,6,7,8,9,10,11,12,13,14,16,17,18,19,20,23,24,25,26,27]
 +1.05V [2,3,5,6,8,11,13,26,29]







CK410 FREQUENCY SELECT TABLE(MHZ)

FSC BSEL0	FSB BSEL1	FSA BSEL1	CPU MHz
0	0	0	266.66
0	0	1	133.33
0	1	0	200.00
0	1	1	166.66
1	0	0	333.33
1	0	1	100.00
1	1	0	400.00
1	1	1	Rsvd

CLG


POWER CHECK

- +1.05V (2,3,4,6,8,11,13,26,29)
- +1.8VSUS (8,9,13,26,27,29)
- +1.8V (3,7,8,9,11,13,26,27)




PROJECT : BL1
Quanta Computer Inc.

Size	Document Number	Rev
	RC410MB-AGTL+ I/F	1A
Date:	Saturday, January 07, 2006	Sheet 5 of 29




NB strapping



BSEL1	BSEL0	
0	0	133 MHz
0	1	100 MHz


BMREQ#&HSYNC&VSYNC: FSB CLK SPEED
 DEFAULT: 101
 101: 100 MHz RC420MB
 001: 133 MHz RC420MD



POWER CHECK

- +1.2V {8,26,27}
- +3V {2,4,7,8,9,10,11,12,13,14,16,17,18,19,20,23,24,25,26,27}
- +1.05V {2,3,4,5,8,11,13,26,29}

CLG




PROJECT : BL1
 Quanta Computer Inc.




Size	Document Number	Rev
	RC410MB-PCIE LINK I/F	1A
Date:	Saturday, January 07, 2006	Sheet 6 of 29

decouple CAP



FOR VDDR3 ,S0 max:100mA



FOR AVDD ,S0 max:250mA



PUT AVDD_NB, AVDDQ, NB_VDDR, PLVDD, NB_LPVD, NB_LVDDR18D, NB_LVDDR18A DECOUPLING CAPS ON THE BOTTOM SIDE, CLOSE TO BALLS




FOR CPVDD,MPVDD,AVDDQ,PLLVD,AVDDDI,LPVDD,LVDDR18A,LVDDR18D ,S0 total max:300mA

POWER CHECK

- +3V {2,4,6,8,9,10,11,12,13,14,16,17,18,19,20,23,24,25,26,27}
- +1.8V {3,5,8,9,11,13,26,27}

CLG



PROJECT : BL1
Quanta Computer Inc.

Size	Document Number	Rev
	RC410MB-VIDEO & CLKGEN	1A
Date:	Saturday, January 07, 2006	Sheet 7 of 29

DDR

POWER CHECK

- +0.9V (27)
- +1.8VSUS (5,8,13,26,27,29)
- +3V (2,4,6,7,8,10,11,12,13,14,16,17,18,19,20,23,24,25,26,27)
- +0.9VSUS (26,27)


SO-DIMM (STD)

SO-DIMM (STD)





PROJECT : BL1
Quanta Computer Inc.



CRT PORT




LCD Connector



Lid Switch




POWER CHECK




MDC(OPTION)




NB SINK



KEYBOARD






CPU





PROJECT : BL1
Quanta Computer Inc.



Size	Document Number	Rev
	VGA Ports, LID, & HOLES	1A
Date:	Saturday, January 07, 2006	Sheet 10 of 29



POWER CHECK

- VCCRTC (23)
- +3VPCU (10,23,24,26,28)
- +1.8V (3,5,7,8,9,13,26,27)
- +1.05V (2,3,4,5,6,8,13,26,29)
- +3V_S5 (2,12,13,14,19,23,26)
- +5VSUS (10,17,26)






PROJECT : BL1
Quanta Computer Inc.

Size Custom	Document Number SB450C ACPI/GPIO/USB/AC97	Rev 1A
Date: Saturday, January 07, 2006	Sheet 12 of 29	


REQUIRED STRAPS



	ACPWRON	AC_SDOOUT	RTC_CLK	SPDIF_OUT	PCLK_PCM	PCLK_SIO	PCI_CLK6	PCLK_LAN	PCI_CLK8	PCLK_591	PCLK_MINI*
PULL HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	SIO 24MHz	48MHz use Internal PLL	14MHz OSC MODE DEFAULT	CPU I/F = K8	H,H = PCI(X BUS) ROM H,L = LPC ROM I (LPC addresses are translated to the top of the 4G address space) L,H = LPC ROM II L,L = FWH ROM	USB PHY PWRDOWN DISABLE DEFAULT	USB PHY PWRDOWN ENABLE	48MHz Crystal Pad DEFAULT
PULL LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC (NOT SUPPORTED W/ IT8712)	SIO 48MHz DEFAULT	48MHz use External Clock DEFAULT	14MHz XTAL MODE	CPU I/F = P4 DEFAULT				48MHz OSC/Clock Buffer

*This strap is only required if the strap on PCICLK4 is configured for External Clock.

DEBUG STRAPS



	PDAK#	PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	Reserved	Reserved	Reserved	Reserved	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved
PULL LOW	USE SHORT RESET					USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	



POWER CHECK

- +3V_S5 {2,12,13,19,23,26}
- +3V {2,4,6,7,8,9,10,11,12,13,16,17,18,19,20,23,24,25,26,27}


LAN




Size	Document Number LAN RTL8110SBL/8100CL	Rev 1A
Date:	Saturday, January 07, 2006	Sheet 15 of 29





ID Select : AD17
Interrupt Pin : INTE#
Request Indicate : REQ3#
Grant Indicate : GNT3#



IDE



IDE




— +5V {10,13,15,16,17,19,20,24,25,26}


— +3V {2,4,6,7,8,9,10,11,12,13,14,16,17,19,20,23,24,25,26,27}



PROJECT : BL1
Quanta Computer Inc.

Size	Document Number HDD & CDROM	Rev 1A
Date:	Saturday, January 07, 2006	Sheet 18 of 29






AC-97 Line Select:
 -Line 1: DNP R14
 -Line 2:
 POPULATE R14



Agere Systems			
Holmdel NJ			
Design Engineer: C. Russo			
Title			
DELPHI SV92A3 MDC 1.5 Reference Design			
Size B	Document Number		Rev AM3
DIGITAL INTERFACE			
Date:	Saturday, January 07, 2006	Sheet 21 of 29	

Agere Systems Proprietary
 DRAFT COPY - FOR REVIEW ONLY
 SUBJECT TO CHANGE


Locate C11, C12 as close to digital device as possible.



FUSE Note:

The UL standard UL 1950 dictates the use of a fuse (needed to pass the M1, 600 V, 40A, 1.5 sec) to prevent component flaming during the overvoltage test. Unless one can insure that the modem is in a fire enclosure and provide 26 gauge line cord (acts as a fuse), a fusing element would be required.

Alternatively, if a TNV-1 flame resistant material is used, either as a wrap or cover over the DAA portion of the modem, this could satisfy both overvoltage protection and the separation requirement also contained in UL 1950. This latter requirement provides isolation such that unearthed parts of the DAA cannot be touched by a test finger or test probe.




Agere Systems Holmdel NJ		
Design Engineer: R. Trevino		
DELPHI SV92A3 MDC 1.5 Reference Design		
Size B	Document Number CSP1040 DAA	Rev AM3
Date:	Saturday, January 07, 2006	Sheet 22 of 29

Agere Systems Proprietary
DRAFT COPY - FOR REVIEW ONLY
SUBJECT TO CHANGE

POWER CHECK


+3VPCU (10,11,24,26,28)
+3V (2,4,6,7,8,9,10,11,12,13,14,16,17,18,19,20,24,25,26,27)
VCCRTC (11)
+3V_SS (2,12,13,14,19,26)

LDRQ#(pin 8) internal is no use



BADDR1-8	Index	I/O Address	Data
0 0	2E		2F
0 1	4E		4F
1 0	(HCFG8AH, HCFG8AL)(HCFG8BH, HCFG8BL)*1		
1 1	Reserved		

decouple CAP



Should have a 0.1uF capacitor close to every GND-VCC pair + one larger cap on the supply.






SST MXIC

FWH


BIU configuration should match flash speed used

INT K/B



KBC


FAN CONTROL



THM

TOUCH PAD

20 MIL




POWER CHECK

- +3VPCU {10,11,23,26,28}
- +3V {2,4,6,7,8,9,10,11,12,13,14,16,17,18,19,20,23,25,26,27}
- +5V {10,13,15,16,17,18,19,20,25,26}
- 15V

TPD


ON BOARD LED



PROJECT : BL1

Quanta Computer Inc.


Size	Document Number	Rev
	T/P,FAN,SWITCH,LED,K/B	1A
Date:	Saturday, January 07, 2006	Sheet 24 of 29





V I D							Vcore
VID 5	VID 4	VID 3	VID 2	VID 1	VID 0	V	V
0	1	0	1	1	1	1.340	
0	1	1	0	0	0	1.324	
0	1	1	0	1	0	1.292	
0	1	1	1	0	0	1.260	
0	1	1	1	0	1	1.244	
0	1	1	1	1	1	1.212	
1	0	0	0	0	1	1.180	
1	0	0	0	0	1	1.148	
1	0	0	1	1	0	1.100	
1	0	1	0	0	1	1.052	
1	0	1	0	1	1	1.020	
1	0	1	1	1	0	0.972	
1	1	0	0	0	0	0.940	

100 mil Trace list for layout


SC451(VCORE)
pin 4 pin
5 pin 7
5 pin 25
pin 30








PROJECT : BL1
Quanta Computer Inc.







PROJECT : BL1
Quanta Computer Inc.

Size	Document Number	Rev
	+1.05V	1A

Date: Saturday, January 07, 2006
Sheet 29 of 29