


Clock Generator




	ICS9LPRS365 (ALPRS365K13)	ATW781-886 (AL080875K06)	PULL HIGH	PULL DOWN
Pin 4	PCI2/TPE	Internal PD	NO OVERCLOCKING	(default)
Pin 5	PCI-3	PCI-3/SRC5_EN Internal PD	PIN37/38 IS SRC5	PCI_STOP/CPU_STOP (default)
Pin 6	PCI-4/27M_SEL	Internal PD	PIN 17/18 IS 27Mhz	IS SRC/DOT (default)
Pin 7	PCI-5/ITP_EN	Internal PD	PIN 46/47 IS CPUITP	PIN 46/47 IS SRC8 (default)


FREQ. SEL TABLE

BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz



Clock Gen I2C





Quanta Computer Inc.
PROJECT : TE1M

Size	Document Number	Rev
	Clock Gen	E3D
Date:	Monday, May 26, 2008	Sheet 2 of 40



BOM Reference Table

Reference	Description
N/A	N/A

Need NC 20PCS 10u before A1 BOM released(A0 all stuff)



Place these parts reference
to Intel demo board.



VCC_CORE Bulk CAPs place
to BOT of CPU central

Penryn CPU Power Status and max current table


POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC_CORE	O	X	X	VID	47A	Standard Voltage CPU
VCC_CORE	O	X	X	VID	50A	SV Design Target
VCC_CORE	O	X	X	VID	TBD	Extreme Edition CPU
VCC_CORE	O	X	X	VID	67A	EE Design Target
VCCA	O	X	X	+1.5V	130mA	
VCCP	O	X	X	+1.05V	4.5A	Before VCC Stable
VCCP	O	X	X	+1.05V	2.5A	After VCC Stable

(See Penryn EMTS Rev:1.0 Table7,8 for voltage and current)

(See Penryn EMTS Rev:1.0 Table-3 for VID table)



Layout Note:
Inside CPU center cavity in 2 rows








Quanta Computer Inc.
PROJECT : TE1M

Size	Document Number	Rev
	CPU(2/2)- Power	E3D

Date: Monday, May 26, 2008 Sheet 4 of 40

BOM Option Table


Reference	Description
EV_IV@	EV&IV diff. BOM



Quanta Computer Inc.
PROJECT : TE1M

Size Document Number Rev E3D
NB (1/7)- HOST

Date: Monday, May 26, 2008 Sheet 5 of 40



BOM Option Table


Reference	Description
EV_IV@	EV&IV diff. BOM

GM PN=> AJSLB940T05
PM PN=> AJSLB970T03

17 M_A_DQ[63:0]




DDR SYSTEM MEMORY A




EV_IV@CANTIGA_1p2

17 M_B_DQ[63:0]



DDR SYSTEM MEMORY B




EV_IV@CANTIGA_1p2





Quanta Computer Inc.
PROJECT : TE1M

Size	Document Number	Rev
	NE (3/7)- DDRII	E3D
Date:	Monday, May 26, 2008	Sheet 7 of 40



BOM Option Table

Reference	Description
EV_IV@	EV&IV diff. BOM



GM PN=> AJSLSB940T05
PM PN=> AJSLSB970T03



Quanta Computer Inc.

PROJECT : TE11M


Size	Document Number	Rev
	NB (6/7)- VSS	E3D
Date:	Monday, May 26, 2008	Sheet 10 of 40

North Bridge Strap Pin Configuration Table

(See DG 1.0 P295 Table 184)
(See NB EDS 1.0 P187 Table 74)

BOM Option Table

Reference	Description
ITPM@	Internal TPM

Pin Name	Strap description	Configuration	PU<4.02K> PD <2.21K>	Note
CFG[2:0]	FSB Frequency Select	[000]= FSB 1066MHz [010] = FSB 800MHz [011] = FSB 667MHz	See Page 2 FSB selection table	
CFG[4:3]	Reserved			
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)	6 MCH_CFG_5 	
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)	6 MCH_CFG_6 	
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)	6 MCH_CFG_7 	
CFG8	Reserved			
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)	6 MCH_CFG_9 	
CFG10	PCIE Loopback enable	0 = Enabled 1 = Disabled (Default)	6 MCH_CFG_10 	
CFG11	Reserved			
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)	6 MCH_CFG_12 	
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)	6 MCH_CFG_13 	
CFG[15:14]	Reserved			
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)	6 MCH_CFG_16 	
CFG[18:17]	Reserved			
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed	6 MCH_CFG_19 	
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIE is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIE are operating simultaneously via PEG port	6 MCH_CFG_20 	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI/DP Device Present(Default) 1 = SDVO/HDMI/DP Device present	6,21 SDVO_CTRLDATA 	Reference PAGE21 R185
L_DDC_DATA	Local Flat Panel(LFP) Present	0 = LFP Disable(Default) 1 = LFP Card Present,PCIE disable	6,19 INT_LVDS_EDIDDATA 	
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present	6 DDPC_CTRLDATA 	

Enable iTPM Table

PAGE	Net Name	PU & PD	NOTE
11	MCH_CFG_6	PD 10K to GND	NB Strap pin
13	SPI_MOSI	PU 20K to +3V_S5	SB Strap pin
14	CLGPIO5	PU 10K to +3V_S5	SB Strap pin



Quanta Computer Inc.

PROJECT : TE1M

Size

Document Number

Rev

NB (7/7)- STRAP PIN

E3D


Date: Monday, May 26, 2008

Sheet 11 of 40

PCI/PCI-E/USB/DMI/SPI

BOM Option Table


Reference	Description
IV@	INT VGA
EV@	EXT VGA
ITPM@	Internal TPM




South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration			PUI/PD
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0			
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default			
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default			
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default			
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable			
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	SPI_CS#1	Boot Location	
			0	1	SPI(Default)	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1	0	PCI	
			1	1	LPC	

PCI PULL-UP



USB# PULL-UP




Quanta Computer Inc.
PROJECT : TE1M

Size: Document Number
SB (2/4)- PCIE/PCI/USB

Date: Monday, May 26, 2008 Sheet 13 of 40

DDR2 Dual channel A/B PULL UP

BOM Option Table	
Reference	Description
N/A	N/A



M_A A12

RP39

1

2

56X2

3

4

M_A A0

RP25

1

2

56X2

3

4

M_B A10

RP26

1

2

56X2

3

4

M_B A3

M_B A1

RP29

1

2

56X2

3

4

M_B A0

RP27

1

2

56X2

3

4

M_B A7

M_B A11

RP34

1

2

56X2

3

4

M_B A8

M_B A5

RP32

1

2

56X2

3

4

M_B A2

M_B A4

RP30

1

2

56X2

3

4

M_B A9

M_B A12

RP35

1

2

56X2

3

4

M_A A14

R202

56

4

M_A A7

M_A A6

RP36

1

2

56X2

3

4

M_CKE3

M_B_BS#2

RP41

1

2

56X2

3

4

M_ODT1

M_CS#1

RP18

1

2

56X2

3

4

M_ODT3

M_B_BS#0

RP19

1

2

56X2

3

4

M_A_BS#0

RP24

1

2

56X2

3

4

M_A_CAS#

M_A_WE#

RP21

1

2

56X2

3

4

M_CS#0

M_A_RAS#

RP23

1

2

56X2

3

4

M_B_CAS#

M_CS#3

RP22

1

2

56X2

3

4

M_CKE4

RP40

1

2

56X2

3

4

M_ODT2

M_B_RAS#

RP20

1

2

56X2

3

4

M_ODT0

RP16

1

2

56X2

3

4

M_B A13

RP17

1

2

56X2

3

4


M_B A14

R201

56

4


DDR II DIMM Socket




VGA BOARD CONNECOTR

BOM Option Table

Reference	Description
EV@	EXT VGA



EMI De-coupling CAI



EXT_HDMICLK-	R592		*EV@100F_4	EXT_HDMICLK+
EXT_HDMITX2N	R594		*EV@100F_4	EXT_HDMITX2P
EXT_HDMITX1N	R590		*EV@100F_4	EXT_HDMITX1P
EXT_HDMITX0N	R595		*EV@100F_4	EXT_HDMITX0P

VIN(ALW)	4A
VDD_5V(RUN)	0.5A
VDD_3.3V(RUN)	2.5A




Quanta Computer Inc.
PROJECT : TE1M


Size	Document Number VGA CONNECTOR	Rev E3
Date:	Friday, June 13, 2008	Sheet 18 of 40

CRT CONN & DDC LEVEL SHIFT IC


BOM Option Table		
Reference	Description	
IV@	INT VGA	
EV@	EXT VGA	
EV_IV@	EV&IV diff. BOM	




HOLE & NUTS




NUTS NEED RATING TOP or BOT (NUT don't use *)



HDMI IC




HDMI CEC





USE	RN500, R400, R401, R134, R139, Q14, Q16
DNI	RN2, R135, R140, R122, Q15, Q17, R127, R151, R128, R150
USE	RN2, R135, R140, R122, Q15, Q17, R134, R139, Q14, Q16
DNI	RN500, R400, R401, R127, R151, R128, R150


SATA ODD



SATA HDD



G SENSOR




FS (Full Scale) selection

FS	0	1
	2g Full-Scale	6g Full-Scale

PD (Power Down) selection





PD	0	1
	Normal Mode	Power-down mode



Close to Pin 7 and Pin 16

HDPPD selection

HDPPD	0	1
	Normal Mode	Power-down mode




BOM Option Table

Reference	Description
GS@	G-SENSOR SEL

cardbus


ENE1410	AJ014100T41
---------	-------------

ID Select	: AD18
Interrupt Pin	: INTC#
Request Indicate	: REQ1#
Grant Indicate	: GNT1#




OZ129 for Cardreader+1394


ID Select : AD17
Interrupt Pin : INTA#
Request Indicate : REQ0#
Grant Indicate : GNT0#





5 IN 1 Card reader




1394




1.5V_VCC(RUN)	0.5A
3.3V_VCC(RUN)	1A
3.3V_AUX(S5)	0.005A




Reference	Description
IV@	INT VGA
EV@	EXT VGA
EV_IV@	EV&IV diff. BOM
WIFI@	WIFI Link
WIMAX@	WIMAX/WIFI Link



1.5V_VCC(RUN)	0.5A
3.3V_VCC(RUN)	1A



1.5V_VCC(RUN)	0.5A
3.3V_VCC(RUN)	1A

[illegible]

Remark1:TV+Robson or HD-DVD+Robson or
TV+HD-DVD for UMA SKU

Remark2:TV is just for UMA(13")

	UMA	Discrete
1	WLAN	WLAN
2	TV or Robson	HD-DVD
3	HD-DVD or Robson	N.C
4	N.C	Robson

The schematic diagram illustrates the internal structure and connections of the RAMP2 module. Key components and connections include:

- RP511 Microcontroller:** Connected to a 3VPCU supply and a 10KX8 resistor network. Its pins are connected to MX0-MX6 and MY0-MY17.
- Resistor Network (10KX8):** A network of resistors connected to the RP511 microcontroller.
- Capacitors:** Several capacitors are shown, including 220pF capacitors connected to MX0-MX6 and MY0-MY17, and 100pF/50V 4 capacitors connected to C27 and C26.
- LEDs:** The K LED P and MY16/MY17 LEDs are connected to the module's output pins.
- Connectors:** The module features a 35-pin connector labeled KEYBOARD_CONN and a 34-pin connector labeled R28.
- Power and Ground:** The module is powered by a 3VPCU supply and connected to ground.

The diagram also shows the RAMP2 module's connection to the RAMP1 module via a 35-pin connector. The RAMP1 module is shown as a black box with pins 1 through 35. The RAMP2 module's pins are connected to the RAMP1 module's pins as follows:

- RAMP2 Pin 1 to RAMP1 Pin 1
- RAMP2 Pin 2 to RAMP1 Pin 2
- RAMP2 Pin 3 to RAMP1 Pin 3
- RAMP2 Pin 4 to RAMP1 Pin 4
- RAMP2 Pin 5 to RAMP1 Pin 5
- RAMP2 Pin 6 to RAMP1 Pin 6
- RAMP2 Pin 7 to RAMP1 Pin 7
- RAMP2 Pin 8 to RAMP1 Pin 8
- RAMP2 Pin 9 to RAMP1 Pin 9
- RAMP2 Pin 10 to RAMP1 Pin 10
- RAMP2 Pin 11 to RAMP1 Pin 11
- RAMP2 Pin 12 to RAMP1 Pin 12
- RAMP2 Pin 13 to RAMP1 Pin 13
- RAMP2 Pin 14 to RAMP1 Pin 14
- RAMP2 Pin 15 to RAMP1 Pin 15
- RAMP2 Pin 16 to RAMP1 Pin 16
- RAMP2 Pin 17 to RAMP1 Pin 17
- RAMP2 Pin 18 to RAMP1 Pin 18
- RAMP2 Pin 19 to RAMP1 Pin 19
- RAMP2 Pin 20 to RAMP1 Pin 20
- RAMP2 Pin 21 to RAMP1 Pin 21
- RAMP2 Pin 22 to RAMP1 Pin 22
- RAMP2 Pin 23 to RAMP1 Pin 23
- RAMP2 Pin 24 to RAMP1 Pin 24
- RAMP2 Pin 25 to RAMP1 Pin 25
- RAMP2 Pin 26 to RAMP1 Pin 26
- RAMP2 Pin 27 to RAMP1 Pin 27
- RAMP2 Pin 28 to RAMP1 Pin 28
- RAMP2 Pin 29 to RAMP1 Pin 29
- RAMP2 Pin 30 to RAMP1 Pin 30
- RAMP2 Pin 31 to RAMP1 Pin 31
- RAMP2 Pin 32 to RAMP1 Pin 32
- RAMP2 Pin 33 to RAMP1 Pin 33
- RAMP2 Pin 34 to RAMP1 Pin 34
- RAMP2 Pin 35 to RAMP1 Pin 35

The schematic diagram illustrates the electrical connections between the TP module and the C3A module. The TP module includes components such as C109, C111, R399, C116, C119, and R115. The C3A module includes components like C108, C110, R398, and R114. The connections are as follows:

- TPDATA and TPCLK:** These signals are connected to the C3A module's TPDATA and TPCLK pins, respectively.
- TP_LED_ON:** This signal is connected to the C3A module's TP_LED_ON pin.
- +5V TP:** This signal is connected to the C3A module's +5V TP pin.
- TP_CONN:** This signal is connected to the C3A module's TP_CONN pin.
- TP_CONN_LAC:** This signal is connected to the C3A module's TP_CONN_LAC pin.

The diagram also shows the internal components of the TP module, including capacitors C109, C111, C116, and C119, and resistors R399 and R115. The C3A module is shown with its internal components, including capacitors C108 and C110, and resistors R398 and R114.

The diagram shows the pin assignments for the LAN_CONN_32P connector. The pins are numbered 1 through 32. The connections are as follows:

- Pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32
- +5VPCU
- USB_LANBoard(ALW) +5VPCU 1.5A
- USB_EN# 28
- USBCW# 13,28
- +3V_S5
- FM_RIGHT 29
- FM_LEFT 29
- SB_GPIO? 14
- FM_INT 14
- SB_GPIO27 14
- LOM_DISABLE# 28
- USBP0- 13
- USBP0+ 13
- CLK_PCIE_LANE 2
- CLK_PCIE_LANE# 2
- PCIE_TXN5 13
- PCIE_TXP5 13
- PCIE_RXPN5 13
- PCIE_RXNN5 13
- PLTRST# 13,21,25,27,28
- PCIE_WAKE# 14,25,27
- +3V
- FM_DET 14

[illegible]

C3A

+5V

R212

*FA@0.8

1

3

+5V_Felica

Q20

FA@AO3413

C201

+

FA@10u/10V_8

C193

FA@1000p/50V_4

C199

FA@0.1u/10V_4

+5V

R214

FA@4.7K_4

Q21

FA@DTC144EU

FELICA_PWRON

13

13

USBP4-

USBP4+

+5V_Felica

T87

CN14

1

2

3

4



5

6



FA@FELICA_CONN

[illegible]

Reference	Description
LO@	LOW COST
MAIN@	MAINSTREAM




New card (BT0)




W-LAN&BT LED

BOM Option Table


Reference	Description
LO@	LOW COST
MAIN@	MAINSTREM




Satellite LED




PC - Beep





SM BUS PU



Reference	Description
EV@	EXT VGA
CIR@	CIR FUNC.
WOFP@	Debug switch

I/O Base Address	
------------------	--


I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MOD	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS




Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware


ID




SPI FLASH



INTERNAL KEYBOARD STRIP SET




Codec (CX20561)




PC BEEP GAIN CONTROL		
GAIN	GPIO1	GPIO2
0dB	10K	10K
-6dB	omit	omit
-12dB	10K	omit
-18dB	omit	10K


Reserve INTMIC





Reserve FM



INT SPK AMP




INT SPEAKER




BOM Option Table	
Reference	Description
1412@	AMP HP

VR




HP



FM Tuner

MDC




BOM Option Table


Reference	Description
1412@	AMP HP
CDCHP@	CODEC HP

TE1M REV:A Stuff both for test


SYSTEM MIC




HP Amplifier




Quanta Computer Inc.
PROJECT : TE1M






OCP: 10A








OCP: 8A
 $L(\text{ripple current}) = (19-5) * 5 / (2.2u * 0.4M * 19) \sim 4.18A$
 $I_{ocp} = 8 - (4.18/2) = 5.91A$
 $V_{th} = 5.91A * 15m\Omega = 88.65mV$
 $R(I_{lim}) = (88.65mV * 10) / 5uA \sim 177.3K$


OCP: 8A
 $L(\text{ripple current}) = (19-3.3) * 3.3 / (2.2u * 0.5M * 19) \sim 2.48A$
 $I_{ocp} = 8 - (2.48/2) = 6.67A$
 $V_{th} = 6.67A * 15m\Omega = 100.05mV$
 $R(I_{lim}) = (100.05mV * 10) / 5uA \sim 200.1K$



C2A: (12/19) change S5_ON control circuit
 B1C: (11/29) change PQ26 from FDS6690AS (BAM6690022) to FDS8884 (BAM8884006)












$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$


$$Frequency = Vout / (Vin * TON)$$

A01412 Rds=4.6mOhm
12.17A OCP --- OC=2.8K(CS22803F914)





Power Tree Table



Power Distribution List

Power	Distribution
VCC_CORE	CPU
+5VPCU	ICH9M, HDMI, MMB, Power Board, RJ45/USB Board, LED Board, USB, CIR
+3VPCU	ICH9M, HALL SENSOR, LCD/LED Panel, KB, MMB, Kill SW, EC, SPI Flash, CIR, ID
+1.5V	CPU, GMCH, ICH9M, Mini Card, New Card
+1.8VSUS	GMCH, DDR
+SMDDR_VREF	GMCH, DDR
+SMDDR_VTERM	DDR
+1.05V	CPU, CLK, Thermal Trip, GMCH, ICH9M
+5V_S5	ICH9M, G-SENSOR
+5V	CPU, ICH9M, VGA, Camera, CRT, HDMI, SATA HDD, SATA ODD, PCMCIA, TP/LED Board, Felica, WiMAX LED, EC, INT SPK AMP, HP
+3V	CLK, CPU Thermal Monitor, FAN, GMCH, DDR, ICH9M, VGA, LCD/LED Panel, HALL SENSOR, CRT, HDMI, SATA HDD, PCMCIA, Cardreader(OZ129T) Mini Card, KB, FP/LED Board, RJ45/USB Board, Bluetooth, New Card, PC Beep, EC, Codec(CX20561), HP, FM Tuner/MDC
+3V_S5	ICH9M, HDMI, Mini Card, RJ45/USB Board, New Card, Codec(CX20561)
+3VSUS	Codec(CX20561)
+1.8V	Cardreader(OZ129T)
+1.5V_S5	ICH9M, Codec(CX20561)