

PCB STACK UP

Diagram illustrating the Arrandale (UMA+VGA) system architecture. The central component is the **rPGA 989** chip, which is connected to **DDR SYSTEM MEMORY** on the left, **PCI-E** on the right, **FDI** (Front Side Bus) at the bottom, and **Graphics Interfaces** at the bottom right. The chip is labeled with **P3,4, 5, 6** in green.



POWER SYSTEM	
ISL88731A	P25
RT8210B	P26
UP6163	P27
UP6111A	P28
RT015A	P29
ISL62882C	P30
RT8152C	P32

+VCC_CORE

+1.5V
+1.5VSUS



+VTT
+1.05V

+1.8V


```
+1.5V_S5
+3VPCU
+3V_S5
+3V
+5VPCU
+5V_S5
+5V
+SMDDR_VTERM
+SMDDR_VREF
```

CLOCK Gen [CLK]


Pin1/17/24
Sligo595 =>1.5V (AL000595000)
Sligo590 =>3.3V (AL8SP590000)

**CLK CRYSTAL**


CLK CPU_SEL



	0	1
CPU_SEL	CPU =133MHz (default)	CPU=100MHz

CLK I2C







CLK_POWERGOOD
Change to +3VPCU
(follow CRB)




Quanta Computer Inc.

PROJECT : TE2


Size	Document Number CLOCK GENERATOR	Rev 2A
Date:	Friday, March 19, 2010	Sheet 2 of 35



AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)





Quanta Computer Inc.
PROJECT : TE2




AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



For Discrete only




CFG[1:0] - PCI_Epress Configuration Select
 * 11= 1 x 16 PEG
 * 10= 2 x 8 PEG



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0, 14 -> 1

The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.





IBEX PEAK-M (HDA,JTAG,SATA)



IBEX PEAK-M (LVDS,DDI)




Port	Strap	How to enable Port?	How to disable Port?
LVDS	L_DDC_DATA	PU to 3.3V with 2.2k+/- 5%	NC
Port B	SDVO_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port C	DDPC_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port D	DDPD_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
eDP	CFG[4]	PD to GND directly	NC




PCH	2MB	4MB	8MB
PM55	●		
HM55		●	
HM57/PM57		●	●
QM57/QS57			●

Quanta Computer Inc.
PROJECT : TE2
PCH 1/5 (SATA,HDA,LPC)
 Date: Wednesday, March 10, 2010 Sheet 7 of 35


A7	VSS159	VSS259	H49
B11	VSS160	VSS260	H5
B15	VSS161	VSS261	J24
B19	VSS162	VSS262	K11
B23	VSS163	VSS263	K43
B31	VSS164	VSS264	K47
B35	VSS165	VSS265	K6
B39	VSS166	VSS266	L14
B43	VSS167	VSS267	L12
B47	VSS168	VSS268	L28
B51	VSS169	VSS269	L32
B55	VSS170	VSS270	L36
B59	VSS171	VSS271	L40
B63	VSS172	VSS272	L50
B67	VSS173	VSS273	M12
B71	VSS174	VSS274	M16
B75	VSS175	VSS275	M20
B79	VSS176	VSS276	M24
B83	VSS177	VSS277	N38
B87	VSS178	VSS278	M34
B91	VSS179	VSS279	M38
B95	VSS180	VSS280	M42
C1	VSS181	VSS281	M46
C5	VSS182	VSS282	M49
C9	VSS183	VSS283	M5
C13	VSS184	VSS284	M8
C17	VSS185	VSS285	P11
C21	VSS186	VSS286	N24
C25	VSS187	VSS287	AD15
C29	VSS188	VSS288	P22
C33	VSS189	VSS289	P30
C37	VSS190	VSS290	P32
C41	VSS191	VSS291	P34
C45	VSS192	VSS292	P45
C49	VSS193	VSS293	P42
C53	VSS194	VSS294	P47
C57	VSS195	VSS295	E2
C61	VSS196	VSS296	T12
C65	VSS197	VSS297	T41
C69	VSS198	VSS298	T46
C73	VSS199	VSS299	T49
C77	VSS200	VSS300	T5
C81	VSS201	VSS301	T8
C85	VSS202	VSS302	U30
C89	VSS203	VSS303	U31
C93	VSS204	VSS304	U32
C97	VSS205	VSS305	U37
D1	VSS206	VSS306	P38
D5	VSS207	VSS307	V11
D9	VSS208	VSS308	P16
D13	VSS209	VSS309	V19
D17	VSS210	VSS310	V20
D21	VSS211	VSS311	V22
D25	VSS212	VSS312	V30
D29	VSS213	VSS313	V31
D33	VSS214	VSS314	V32
D37	VSS215	VSS315	V37
D41	VSS216	VSS316	V34
D45	VSS217	VSS317	V38
D49	VSS218	VSS318	V43
D53	VSS219	VSS319	V45
D57	VSS220	VSS320	V46
D61	VSS221	VSS321	V47
D65	VSS222	VSS322	V48
D69	VSS223	VSS323	V5
D73	VSS224	VSS324	V7
D77	VSS225	VSS325	V8
D81	VSS226	VSS326	W2
D85	VSS227	VSS327	W52
D89	VSS228	VSS328	Y11
D93	VSS229	VSS329	Y15
D97	VSS230	VSS330	Y23
E1	VSS231	VSS331	Y30
E5	VSS232	VSS332	Y31
E9	VSS233	VSS333	Y32
E13	VSS234	VSS334	Y38
E17	VSS235	VSS335	Y43
E21	VSS236	VSS336	Y46
E25	VSS237	VSS337	Y49
E29	VSS238	VSS338	Y5
E33	VSS239	VSS339	P49
E37	VSS240	VSS340	P24
E41	VSS241	VSS341	Y6
E45	VSS242	VSS342	Y8
E49	VSS243	VSS343	Y24
E53	VSS244	VSS344	AD51
E57	VSS245	VSS345	AT8
E61	VSS246	VSS346	AD47
E65	VSS247	VSS347	X47
E69	VSS248	VSS348	Y12
E73	VSS249	VSS349	ATM
E77	VSS250	VSS350	AK45
E81	VSS251	VSS351	AK39
E85	VSS252	VSS352	AV14
E89	VSS253	VSS353	
E93	VSS254	VSS354	
E97	VSS255	VSS355	
F1	VSS256	VSS356	
F5	VSS257	VSS357	
F9	VSS258	VSS358	
G1	VSS259	VSS359	
G5	VSS260	VSS360	
G9	VSS261	VSS361	
G13	VSS262	VSS362	
G17	VSS263	VSS363	
G21	VSS264	VSS364	
G25	VSS265	VSS365	
G29	VSS266	VSS366	
G33	VSS267	VSS367	
G37	VSS268	VSS368	
G41	VSS269	VSS369	
G45	VSS270	VSS370	
G49	VSS271	VSS371	
G53	VSS272	VSS372	
G57	VSS273	VSS373	
G61	VSS274	V	



U17B




N C463 27P/5




r

	PCH 2/5 (PCIe, SMBUS, CK)	2A
--	---------------------------	----


IBEX PEAK-M (PCI,USB,NVRAM)



IBEX PEAK-M (DMI,FDI,GPIO)





IBEX PEAK-M (GND)




SPKR																
[7,19] PCBEEP																
	0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled															
GNT3#/ GPIO55																
[9] GNT3#																
	0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled															
HDA_DOCK_EN #/GPIO33																
[7,22] PCH_GPIO33																
	0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up)															
GNT0#, GNT1#																
[9] GNT0#																
[9] GNT1#																
	0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up)															
Boot BIOS Strap																
PCI_GNT0#	<table border="1"> <thead> <tr> <th>PCI_GNT0#</th><th>GNT#1</th><th>Boot BIOS Location</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>LPC</td></tr> <tr> <td>0</td><td>1</td><td>Reserved (NAND)</td></tr> <tr> <td>1</td><td>0</td><td>PCI</td></tr> <tr> <td>1</td><td>1</td><td>SP1</td></tr> </tbody> </table>	PCI_GNT0#	GNT#1	Boot BIOS Location	0	0	LPC	0	1	Reserved (NAND)	1	0	PCI	1	1	SP1
PCI_GNT0#	GNT#1	Boot BIOS Location														
0	0	LPC														
0	1	Reserved (NAND)														
1	0	PCI														
1	1	SP1														
GNT#1																

Board ID	ID1	ID2	ID3	ID4	ID5	ID6
UMA SKU VGA SKU	H L					
W/ MDC W/O MDC		H L				
W/ HDMI W/O HDMI			H L			
W/O 3G W/ 3G				H L		
15" 14"					H L	
W/O BT W/ BT						H L




 Quanta Computer Inc. PROJECT : TE2		Rev 2A
Size	Document Number	
PCH 4/5 (GPIO & Strap)		
Date:	Wednesday, March 10, 2010	Sheet 10 of 35







HDMI Conn
HDMI Level Shift UMA only
[HDM]




For EMI close to connector







Close to HDMI CONN




MINI Card Slot#1
(WiFi) [WLN]




MINI Card Slot#2
3G [M3G]




SIM CARD



SATA HDD Re-driver IC




ESATA CONN




USB MB SIDE


+5.5V
I(max):0.1136A
Power:0.625W




Codec (CX20583) [AD0]




Earphone




External MIC





Close to Earphone CONN



MDC



Atheros Lan




GIGA:AR8151-AL1A-R
= AL008151001

10/100:AR8152-AL1A-R
= AL008152004


D3A: CN12 change footprint for SMT open issue.

LED0 = LAN_ACTLED	1	Over-clocking enable (default = 1)
	0	Over-clocking disable
LED1 = LAN_LINKLED#	1	SWR switch-mode regulator select Giga LAN pull High (default = 1)
	0	LDO linear regulator select 10/100M LAN pull low
CKREQ# or CKREQ_G#	1	Normal function
	0	ATE test mode


PLACE NEAR LAN IC SIDE








TRANSFORMER



RJ45




3 IN 1 CARD READER



MODE_SEL (Please refer to Realtek Application Notes for more detail description)

	R49	C73	Power mode
RTS 5159	0-ohm	NC	USB Auto De-link mode:

XTAL_CTR	CLK source
Pull-high	48MHz from CLK gen.
Floating	12MHz from Crystal



I/O Base Address


I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS




Disabled (1) if using FW device on LPC.
Enabled (0) if using SPI flash for both system BIOS and EC firmware

ID




SPI FLASH




INTERNAL KEYBOARD STRIP SET

HWPG




INT KeyBoard [KBC]




HOLE


CPU




MDC





MINI CARD



TP board [TPD]




Power board [PSW]



(20mils)

FOR EMI

Bluetooth [BTM]




HDD&ODD




Quanta Computer Inc.
PROJECT : TE2

LED [LED]


AC-IN




BATTERY




RF LED







HDD/ODD




CARDREADER





ESD Protect



EMI



EMI PAD




D3A : Add C547,C548,C549,C550 0.1u Cap for EMI issue.



Quanta Computer Inc.
PROJECT : TE2

Size	Document Number	Rev
	LED/HOLE	2A
Date:	Wednesday, March 10, 2010	Sheet 24 of 35



For RT8210B or UP6184 0_4 & 10K_4
For ISL6237 ZD5.6V , 100K/F_4 & 200K/F_4

f : 500k Hz
ESR : 17mΩ
Total capacitor : 342uF
(Peak 9A, AVG 7.623A)
OCP:11.055~11.345A




f : 400k Hz
ESR : 17mΩ
Total capacitor : 370 uF
(Peak 10.2 ,AVG 8.135A)
OCP:11A


OCP:11.12~11.9525A
AO4710 Rdson=14.2mOhm.max.
 $\Delta I = [(V_{in} - V_{out}) * V_{out}] / V_{in} * L * f$
 $I_{ocp} = OCP - (\Delta I / 2)$
 $V_{th} * 10 = R(I_{lim}) * 5uA$
So, R(Ilim) use 2870 ==>
Vin=19V OCP=11.9525A ,
Vin=9V OCP=11.12A

OCP:11.055~11.345A
AO4710 Rdson=14.2mOhm.max.
 $\Delta I = [(V_{in} - V_{out}) * V_{out}] / V_{in} * L * f$
 $I_{ocp} = OCP - (\Delta I / 2)$
 $V_{th} * 10 = R(I_{lim}) * 5uA$
So, R(Ilim) use 287K ==>
Vin=19V OCP=11.345A ,
Vin=9V OCP=11.055A


0.5A

0.1A





 Quanta Computer Inc. PROJECT : TE2	
Size	Document Number +VTT (UP6111A)
Date:	Wednesday, March 10, 2010
Sheet	28 of 35
Rev	1A



$$V_{OUT} = (1 + R1/R2) * 0.8$$

OCP Fellow IC spec~3.7A


FOR UMA 0.194A
For VGA 1.345A



Quanta Computer Inc.

PROJECT : TE2

Size	Document Number	Rev
	+1.8V (RT8015A)	1A
Date:	Tuesday, March 09, 2010	Sheet 29 of 35





OCV 58.5~60A
Total capacitor : 1450uF
ESR:2.25mΩ
f:400k Hz
(Peak 58A,AVG 48A)

Load Line=1.9mV/A
1.1m/2*0.763=419.65u
419.65u/1.24k=338p
338p*2*2.8k=1.895m
40u/2*1.24k=24.8m , 24.8m/0.768=32.29m
32.29m/(1.1m/2)=58.7

**48A
OCV 60A**

Panasonic
ERT-J1VR103J



Quanta Computer Inc.
PROJECT : TE2

Size	Document Number	Rev
	Discharge	1A
Date:	Wednesday, March 10, 2010	Sheet 31 of 35





Table of Contents		
PAGE	DESCRIPTION	BOI - FUNCTIONS
1	Schematic Block Diagram	
2	Front Page	
3	Clock Generator	CLK
4-7	Processor	CPU
8-14	PCH	CLG
9	RTC	RTC
15-16	DDRIII SO-DIMM	DDR
17	VGA Connector	VGA
18	LCD Panel	LDS
	CRT & CRT BUS SWITCH	CRT
	CCD	CCD
	HALL SENSOR&BACK LIGHT SWITCH	HSR
19	Display Port	DPP
20	HDMI comm part	HDM
	HDMI for GM	HMG
21	SATA ODD	ODD
	Main SATA HDD & 2nd SATA HDD	HDD
	G-Sensor	H3D
22	5 IN 1 Card reader	MMC
	IEEE1394	FIW
23	MINI Card (Wi-Fi & WIMAX)	WLN
	MINI Card 2nd	MNC
	MINI Card 3rd	MNC
	TMA Connector	TMA
24	INT KeyBoard & K/B LED Power	KBC
	LED Board	LED
	TP&FP board	TPD,FPD
	Bluetooth Connector	BTM
	Felica Connector	FEC
	MMB Connector	MMB
	Power SW	PSW
	B-CAS Connector	BCS
25	New Card (Express Card)	EXC
	E-SATA comb USB	ESA
	USB Connector	USB
	Audio & USB Board	USB,ADO
	Light Sensor	LSN
	Satellite LED	LED
	RF LED / WIMAX LED / Kill SW	KSW
26	EC WP8763LDG/WPC8769L(O)	KBC
	CIR	CIR
27	Codec (CX20583)	ADO
28	FM Tunner	FMM
	Modem Connector	MDM
	HOLE	
29	Atheros LAN	LAN
30	NVRAM Connecytor	NVR
31	Charger (ISL6251A)	PWM
32	System 5V/3V (ISL6237)	PWM
33	CPU CORE (ISL62882)	PWM

POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0~S5
+VCCRTC	+3.0V~+3.3V		S0~S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0~S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0~S5
+5VPCU	+5V	AC/DC Insert enable	S0~S5
+5V_TMA	+5V	MAIN_ON	S0
WIMAX_P	+3.3V	WMAX_P for EC	
+1.8V	+1.8V	MAIN_ON	S0
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_S5	+1.5V	S5_ON	S0~S5
+1.5V_SUS	+1.5V	SUSON	S0~S3
+VCC_CORE		VRON	S0
+VTT	+1.05V~+1.1V	MAIN_ON	S0
+1.05V	+1.05V	MAIN_ON	S0
+VAXG		GFXVR_EN	S0

GND PLANE	PAGE
 GND_SIGNAL	32
 CARD_GND	21
 AGND_DC/DC	31
 GND	ALL

PAGE	DESCRIPTION	BOI - FUNCTIONS
34	VAXG (ISL62881)	PWM
35	+VTT (UP6111A)	PWM
36	+1.05V (UP6111AQDD)	PWM
37	DDR 1.5V (TPS51116)	PWM
38	Discharge (1.5V_S5/1.8V)	PWM
39	Power Tree Table	
40	PCH Power Plane	
41	Power Management	
42	Change List	

Power Tree Table



Power Distribution List

Power	Distribution

Model		REV	CHANGE LIST				MODEL			TE2	
							PAGE	FROM	To		
TE2 MB	B2A	PAGE(16) : Add BT_EN# for combo RF control for BT					1	1A			
		PAGE(27) : Change DDR S3_1.5V ON circuit.					2	1A			
	C3A	PAGE(07) : Add ESATA re-driver IC					3	1A			
								4	1A		
	D3A	PAGE(24) : LED luminance to light,R321~R319 1K-ohm change 2.2K-ohm.					5	1A			
		PAGE(24) : LED luminance too low,R317 560-ohm change 220-ohm.					6	1A			
		PAGE(19) : Add R61,R62,R63,R64 0.1-ohm to avoid speaker burn.					7	1A			
		PAGE(16) : Add Q62 to avoid leakage current.					8	1A			
							9	1A			
							10	1A			
							11	1A			
							12	1A			
							13	1A			
							14	1A			
						15	1A				
						16	1A				
						17	1A				
						18	1A				
						19	1A				
						20	1A				
						21	1A				
						22	1A				
						23	1A				
						24	1A				
						25	1A				
						26	1A				
						27	1A				
						28	1A				
						29	1A				
						30	1A				
DOC NO. 204		PROJECT MODEL :	TE2	APPROVED BY:	Mosy Li	DATE:	2009/11/13	 Quanta Computer Inc. PROJECT : TE2 Change list Size: Document Number: Rev: 2A Date: Friday, March 19, 2010 Sheet: 31 of 35			
		PART NUMBER:		DRAWING BY:	Mosy Li	REVISION:	1A				