


PCB STACK UP


- LAYER 1 : TOP
- LAYER 2 : GND1
- LAYER 3 : IN1
- LAYER 4 : VCC
- LAYER 5 : IN2
- LAYER 6 : IN3
- LAYER 7 : GND2
- LAYER 8 : BOT

TE2D Block Diagram




CLOCK Gen [CLK]


Pin1/17/24
Sligo595 =>1.5V (AL000595000)
Sligo590 =>3.3V (AL8SP590000)




CLK CRYSTAL




CLK CPU_SEL



CLK I2C




CLK POWERGOOD
Change to +3VPCU
(follow CRB)







Quanta Computer Inc.
PROJECT : TE2


Size	Document Number	Rev
	CLOCK GENERATOR	2A
Date:	Friday, March 19, 2010	Sheet 2 of 45







AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)




Size	Document Number	Rev
	PROCESSER 4/4 (GND)	2A
Date:	Tuesday, March 09, 2010	Sheet 6 of 45


	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1

The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01k $\pm$ 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.


IBEX PEAK-M (HDA,JTAG,SATA)



IBEX PEAK-M (LVDS,DDI)




[RTC]




Port	Strap	How to enable Port?	How to disable Port?
LVDS	L_DDC_DATA	PU to 3.3V with 2.2k+/- 5%	NC
Port B	SDVO_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port C	DDPC_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port D	DDPD_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
eDP	CFG[4]	PD to GND directly	NC

For AUDIO




IBEX PEAK-M (GND)


U301		
AV7	VSS[159]	H49
B11	VSS[160]	H5
B15	VSS[161]	J24
B19	VSS[162]	K11
B23	VSS[163]	K43
B31	VSS[164]	K47
B39	VSS[165]	L14
B43	VSS[166]	L18
B47	VSS[167]	L2
B7	VSS[168]	L22
BG12	VSS[169]	L32
BG12	VSS[170]	L36
BG12	VSS[171]	L40
BG12	VSS[172]	L52
BG12	VSS[173]	M12
BG12	VSS[174]	M16
BG12	VSS[175]	M20
BG12	VSS[176]	M38
BG12	VSS[177]	M42
BG12	VSS[178]	M46
BG12	VSS[179]	M49
BG12	VSS[180]	M5
BG12	VSS[181]	M8
BG12	VSS[182]	M24
BG12	VSS[183]	M28
BG12	VSS[184]	M32
BG12	VSS[185]	M36
BG12	VSS[186]	M40
BG12	VSS[187]	M44
BG12	VSS[188]	M48
BG12	VSS[189]	M52
BG12	VSS[190]	M56
BG12	VSS[191]	M60
BG12	VSS[192]	M64
BG12	VSS[193]	M68
BG12	VSS[194]	M72
BG12	VSS[195]	M76
BG12	VSS[196]	M80
BG12	VSS[197]	M84
BG12	VSS[198]	M88
BG12	VSS[199]	M92
BG12	VSS[200]	M96
BG12	VSS[201]	M100
BG12	VSS[202]	M104
BG12	VSS[203]	M108
BG12	VSS[204]	M112
BG12	VSS[205]	M116
BG12	VSS[206]	M120
BG12	VSS[207]	M124
BG12	VSS[208]	M128
BG12	VSS[209]	M132
BG12	VSS[210]	M136
BG12	VSS[211]	M140
BG12	VSS[212]	M144
BG12	VSS[213]	M148
BG12	VSS[214]	M152
BG12	VSS[215]	M156
BG12	VSS[216]	M160
BG12	VSS[217]	M164
BG12	VSS[218]	M168
BG12	VSS[219]	M172
BG12	VSS[220]	M176
BG12	VSS[221]	M180
BG12	VSS[222]	M184
BG12	VSS[223]	M188
BG12	VSS[224]	M192
BG12	VSS[225]	M196
BG12	VSS[226]	M200
BG12	VSS[227]	M204
BG12	VSS[228]	M208
BG12	VSS[229]	M212
BG12	VSS[230]	M216
BG12	VSS[231]	M220
BG12	VSS[232]	M224
BG12	VSS[233]	M228
BG12	VSS[234]	M232
BG12	VSS[235]	M236
BG12	VSS[236]	M240
BG12	VSS[237]	M244
BG12	VSS[238]	M248
BG12	VSS[239]	M252
BG12	VSS[240]	M256
BG12	VSS[241]	M260
BG12	VSS[242]	M264
BG12	VSS[243]	M268
BG12	VSS[244]	M272
BG12	VSS[245]	M276
BG12	VSS[246]	M280
BG12	VSS[247]	M284
BG12	VSS[248]	M288
BG12	VSS[249]	M292
BG12	VSS[250]	M296
BG12	VSS[251]	M300
BG12	VSS[252]	M304
BG12	VSS[253]	M308
BG12	VSS[254]	M312
BG12	VSS[255]	M316
BG12	VSS[256]	M320
BG12	VSS[257]	M324
BG12	VSS[258]	M328




IBEX PEAK-M (PCI-E,SMBUS,CLK)




IBEX PEAK-M (PCI,USB,NVRAM)




IBEX PEAK-M (DMI,FDI,GPIO)




IBEX PEAK-M (GND)




Board ID	ID1	ID2	ID3	ID4	ID5	ID6
UMA SKU VGA SKU	H L					
W/ MDC W/O MDC		H L				
W/ HDMI W/O HDMI			H L			
W/O 3G W/ 3G				H L		
15" 14"					H L	
W/O BT W/ BT						H L







Place these Caps near So-Dimm0.





Place these Caps near So-Dimm1.
























GPU Power-on sequence

- 1 => +VGPU_CORE
- 2 => +VGPU_IO
- 3 => +1V_GPU
- 4 => +1.5V_GPU
- 5 => +3V_D
- 6 => +1.8V_GPU
- 7 => +GPU_PWROK

JTAG SIGNAL STUFF OPTION FOR OPTION2

SIGNALS	NORMAL MODE	JTAG MODE (DEBUG)
TESTEN	"1" (PU)	"1" (PU)
GPIO24_TRSTR	"0" (PD)	"1" (PU)
GPIO26_TCK	CLK	"1" (PU)
GPIO27_TMS	"1" (PU)	"1" (PU)



[17] VMA_DQ[63..0]  VMA_DQ[63..0]

[17] VMA_DM[7..0]  VMA_DM[7..0]

[17] VMA_RDQS[7..0]  VMA_RDQS[7..0]

[17] VMA_WDQS[7..0]  VMA_WDQS[7..0]


[17] VMA_MA[13..0]  VMA_MA[13..0]

[17] VMA_BA0  VMA_BA0


[17] VMA_BA1  VMA_BA1

[17] VMA_BA2  VMA_BA2

Place close to Chip



Ball Name	Madison	Park	M96	M92
MVREFDA	V	V	V	V
MVREFSA	V	V	V	V
MVREFDB	V	V	V	V
MVREFSB	V	V	V	V
MEM_CALRN0	V			
MEM_CALRN1	V	V		
MEM_CALRN2	V			
MEM_CALRP0	V	V		
MEM_CALRP1	V	V	V	V
MEM_CALRP2	V			



only for Madison 128x16 support
[16M x 16 x 8] = 2048Mbits

[18] VMB_DQ[63..0]  VMB_DQ[63..0]

[18] VMB_DM[7..0]  VMB_DM[7..0]

[18] VMB_RDQS[7..0]  VMB_RDQS[7..0]

[18] VMB_WDQS[7..0]  VMB_WDQS[7..0]


[18] VMB_MA[13..0]  VMB_MA[13..0]

[18] VMB_BA0  VMB_BA0

[18] VMB_BA1  VMB_BA1

[18] VMB_BA2  VMB_BA2

Place close to Chip



TESTEN	Description
0	Internal Debug use only
1	JTAG signals enable


MEMORY INTERFACE B




for Park/Madison 128x16 support
[16M x 16 x 8] = 2048Mbits

Diagram illustrating the mapping of VMA registers to QSA registers:


- VMA_DQ[63..0] maps to VMA DQ[63..0] and QSA[7..0].
- VMA_DM[7..0] maps to VMA DM[7..0] and QSA#[7..0].
- VMA_RDQS[7..0] maps to VMA RDQS[7..0] and QSA[7..0].
- VMA_WDQS[7..0] maps to VMA WDQS[7..0] and QSA#[7..0].
- VMA_MA[13..0] maps to VMA MA[13..0] and QSA#[7..0].



BOT Left



TOP Right



The image displays three circuit diagrams, each representing a different power plane for a GPU. Each diagram shows a series of capacitors connected in parallel between a power plane and ground.


- Top Diagram (+1.5V_GPU):** Shows a series of capacitors connected in parallel between the +1.5V_GPU power plane and ground. The capacitors are labeled C414, C417, C415, C727, C726, C393, C411, and C719. Each capacitor has a value of 1uF6.3V_4X.
- Middle Diagram (+1.5V_GPU):** Shows a series of capacitors connected in parallel between the +1.5V_GPU power plane and ground. The capacitors are labeled C737, C717, C733, C421, C418, C426, C730, and C729. Each capacitor has a value of 1uF6.3V_4X.
- Bottom Diagram (+1.5V_GPU):** Shows a series of capacitors connected in parallel between the +1.5V_GPU power plane and ground. The capacitors are labeled C431, C430, C395, C433, and C740. Each capacitor has a value of 4.7uF6.3V_6X.

[illegible]

CHANNEL B: 512MB DDR3 (64M*16*4pcs)

[16] VMB_DQ[63..0] VMB_DQ[63..0]
[16] VMB_DM[7..0] VMB_DM[7..0]
[16] VMB_RDQS[7..0] VMB_RDQS[7..0]
[16] VMB_WDQS[7..0] VMB_WDQS[7..0]
[16] VMB_MA[13..0] VMB_MA[13..0]


QSA#[7..0]
QSA#[7..0]



BOT Down

VREFC VMB1
VREFD VMB1


VREFC VMB2
VREFD VMB2



TOP Down

VREFC VMB3
VREFD VMB3


VREFC VMB4
VREFD VMB4



TOP Up

VREFC VMB4
VREFD VMB4

VREFC VMB3
VREFD VMB3




BOT Up


Group-B0 VREF




Group-B1 VREF




MEM_B0 CLK




Group-B0 decoupling CAP




Group-B1 decoupling CAP




MEM_B1 CLK



For Madison and Park VDDCI and VDDC can share one common regulator



PIN STRAPS



Memory Aperture size

RAM_CFG[2:0] Size

000	128MB
001	256MB
010	64MB
011	32MB

ROM Table

EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS



ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM (only for GDDR5) 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A: 101	000	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA VIP: Video Capture Port Interface	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	


DDR3 Memory TYPE

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP3 DVPDATA_3	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0	RAM_STRAP4	
								15"	14"
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW00 (64M*16)	512MB	0	1	0	0	0	1
			1GB	0	0	0	0	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT502 (64M*16)	512MB	0	1	0	1	0	1
			1GB	0	0	0	1	0	1

EEPROM




Thermal Sensor




Vendor	P/N
WINBOND	AL83L771K01
GMT	AL000780000



Power Up/Down Sequence




HDMI Conn




MINI Card Slot#1
(WiFi) [WLN]




MINI Card Slot#2
3G [M3G]



SIM CARD




SATA HDD Re-driver IC




ESATA CONN





USB MB SIDE



Close to CN25





[ODD]




SATA HDD

[HDD]




Codec (CX20583) [ADO]




AUDIO JACK


Earphone




External MIC




MDC




Atheros Lan




PLACE NEAR LAN IC SIDE




TRANSFORMER



RJ45





I/O Base Address


I/O Address	
BADDR1-0	Data
0 0	XOR TREE TEST MOD
0 1	CORE DEFINED
1 0	2Eh 2Fh
1 1	164Eh 164Fh

SHBM=0: Enable shared memory with host BIOS




Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware

ID



SPI FLASH



Intel	512KB	W25X40BVSSIG
AMD	2MB	W25Q16BVSSIG


INTERNAL KEYBOARD STRIP SET



HWPG




LED PU/PD




SMBUS Table

SMBUS	Devices	Address
1	Battery	12H
2	CPU Board Thermal Sensor	98H
	EC EEPROM	A0H
	VGA Board Thermal Sensor	98H
3		


Close to U16




INT KeyBoard [KBC]




TP board [TPD]



Power board [PSW]




Bluetooth [BTM]




HOLE


CPU




VGA



MDC




MINI CARD



EMI PAD



HDD&ODD




Quanta Computer Inc.
PROJECT : TE2

Size	Document Number	Rev
	KB/TP&TP/PB/FL/LEB/MMB/B-CAS	2A
Date:	Wednesday, March 10, 2010	Sheet 31 of 45


LED [LED]

AC-IN




BATTERY

D3A : LED luminance to light,1K-ohm change 2.2K-ohm.




RF LED




D3A : LED luminance to light,566-ohm change 228-ohm.

POWER

D3A : LED luminance to light,1K-ohm change 2.2K-ohm.




CARDREADER




ESD Protect


FOR POWER LED





FOR BATTERY LED





FOR HDD/W-LAN LED



FOR 3G/CARDREADER LED







[illegible]

35

The circuit diagram illustrates a power management system centered around the RT8207 DC-DC converter. The input section includes a +SMDDR_VREF terminal connected to a network of capacitors (PC61, PC136) and resistors (PR163, PR130). The RT8207's VDDQSNS pin is connected to a voltage divider (PR169, PR168) with feedback from the output. The output stage consists of two MOSFETs (PQ36, PQ37) driven by the RT8207's DRVH and DRL pins through gate drivers (AOL1428, AOL1412). The output filter includes an inductor (PL5) and several capacitors (PC36, PC37, PC26, PC19, PC21, PC169). A current sense resistor (PR164) is placed in series with the output. The bottom section shows a +3V_S5 regulator (PU3) and a main ON/OFF control logic involving a transistor (PQ9), a diode (PQ11), and various resistors (PR75, PR76, PR85, PR84). The schematic also includes numerous other components like capacitors (PC53, PC60, PC132, PC131, PC100, PC101, PC99), resistors (PR68, PR69, PR71, PR72, PR73, PR131), and jumpers (S3, S5).

0.5A

0.1A

Vout = (PR169/PR168) X 0.75 + 0.75

OCP 15A
(Peak 18.704A, AVG 13.103A)
Total capacitor : 1380 uF
ESR : 2.25mΩ
f : 400k Hz

OCP: Min. 15A

FDSM0310 Rdson=5.15mOhm max
 $I_{ocp} = (V_{trip}/R_{dson}) + I_L = ((R_{trip} \cdot I_{trip}) / R_{dson}) + (\Delta I)$
 $\Delta I = [1 / (2 \cdot L \cdot f)] \cdot [V_{out} \cdot (V_{in} - V_{out}) / V_{in}]$

So, R(Ilim) use 7.15K ==>
Vin=19V OCP=15.9A ,
Vin=9V OCP=15.8A

0.000427A

0.5A

Quanta Computer Inc.
PROJECT : TE2

Size	Document Number	Rev
	DDR 1.5V(TPS51116)	1A
Date:	Wednesday, March 10, 2010	Sheet 35 of 43

35

0.5A

0.1A

Vout = (PR169/PR168) X 0.75 + 0.75

OCP 15A
 (Peak 18.704A, AVG 13.103A)
 Total capacitor : 1380 uF
 ESR : 2.25mΩ
 f : 400k Hz

OCP: Min. 15A

FDMS0310 Rdson=5.15mOhm max
 $I_{ocp} = (V_{trip}/R_{dson}) + I_L = ((R_{trip} \cdot I_{trip})/R_{dson}) + (\Delta I)$
 $\Delta I = \{ [1/(2 \cdot L \cdot f)] \cdot [V_{out} \cdot (V_{in} - V_{out})/V_{in}] \}$

So, R(Ilim) use 7.15K ==>
Vin=19V OCP=15.9A ,
Vin=9V OCP=15.8A

0.000427A

Quanta Computer Inc. PROJECT : TE2		Size	Document Number	Rev	
		1A	1A	1A	
Date:	Wednesday, March 10, 2010	Sheet	35	of	43

[illegible]

35

0.5A

0.1A

Vout = (PR169/PR168) X 0.75 + 0.75

OCP 15A
(Peak 18.704A, AVG 13.103A)
Total capacitor : 1380 uF
ESR : 2.25mΩ
f : 400k Hz

OCP: Min. 15A

FDSM0310 Rdson=5.15mOhm max
 $I_{ocp}=(V_{trip}/R_{dson})+I_L=((R_{trip}*I_{trip})/R_{dson})+(\Delta I)$
 $\Delta I=\{[1/(2*L*f)]*[V_{out}*(V_{in}-V_{out})/V_{in}]\}$


So,R(Ilim) use 7.15K ==>
Vin=19V OCP=15.9A ,
Vin=9V OCP=15.8A


0.000427A


0.5A

Quanta Computer Inc.
PROJECT : TE2

Size	Document Number	Rev
	DDR 1.5V(TPS51116)	1A
Date:	Wednesday, March 10, 2010	Sheet 35 of 43


[illegible][illegible]







Quanta Computer Inc.
PROJECT : TE2

Size	Document Number	Rev
	+1.8V (RT8015A)	1A
Date:	Wednesday, March 10, 2010	Sheet 37 of 43





 Quanta Computer Inc. PROJECT : TE2		
Size	Document Number	Rev
	Discharge	1A
Date:	Thursday, February 25, 2010	Sheet 39 of 43

OCP=29.789~30.133A
(Peak 28A, AVG 23.1A)

Total capacitor : 1400 uF
ESR : 2.25mΩ
F: 297k Hz

OCP=29.789~30.133A

$T_{on} = C_{ton} * (R_{ton} + 6.5k) * (V_{fb}/V_{out})$, F=297kHz
 $R_{ds(on)} = 4.3 // 4.3 = 2.15m\Omega$
 Ripple current = $((V_{in} - V_o) / f * L) * (V_o / V_{in})$
 (OCP-Ripple/2) = 25.57
 (OCP-Ripple/2) * $R_{ds} = V_{ref} * ((R_2 / (R_1 + R_2)) / 20)$

R2=75KΩ, R1=63.4KΩ


So, $V_{in} = 19V \Rightarrow$
 OCP=30.133A;
 $V_{in} = 9V \Rightarrow$
 OCP=29.789A

AVG. 5.74A
PEAK. 8.2A

AVG. 1.791A
PEAK. 2.544A

PCIE_VDDC
M92, M96 --> 1.1V
Madison, Park --> 1.0V


	Madison, Park	M92, M96
PR91	25.5K/F_4 (CS32552FB11)	39.2K/F_4 (CS33922FB15)
PR89	100K/F_4 (CS41002FB28)	100K/F_4 (CS41002FB28)



GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	Madison/Park	M92	M96
LOW	LOW	0.9V	0.9V	0.95V
HIGH	LOW	0.95V	0.95V	0.95V
LOW	HIGH	1.12V	1.1V	1.0V
HIGH	HIGH	N/A	1.2V	1.1V

	Madison/Park	M92	M96
R1	PR49 39.2K CS33922FB15	39.2K CS33922FB15	39.2K CS33922FB15
R2	PR55 60.4K CS36042FB10	60.4K CS36042FB10	49.9K CS34992FB10
R3	PR31 309K CS43092FB16	270K CS42702FB10	249K CS42492FB18
R4	PR37 88.7K CS38872FB18	93.1K CS39312FB15	140K CS41402FB14

Power Tree Table



Power Distribution List

Power	Distribution

Table of Contents

PAGE	DESCRIPTION	BOI - FUNCTIONS
1	Schematic Block Diagram	
2	Front Page	
3	Clock Generator	CLK
4-7	Processor	CPU
8-14	PCH	CLG
9	RTC	RTC
15-16	DDRIII SO-DIMM	DDR
17	VGA Connector	VGA
18	LCD Panel	LDS
	CRT & CRT BUS SWITCH	CRT
	CCD	CCD
	HALL SENSOR&BACK LIGHT SWITCH	HSR
19	Display Port	DPP
20	HDMI comm part	HDM
	HDMI for GM	HMG
21	SATA ODD	ODD
	Main SATA HDD & 2nd SATA HDD	HDD
	G-Sensor	H3D
22	5 IN 1 Card reader	MMC
	IEEE1394	FIW
23	MINI Card (Wi-Fi & WIMAX)	WLN
	MINI Card 2nd	MNC
	MINI Card 3rd	MNC
	TMA Connector	TMA
24	INT KeyBoard & K/B LED Power	KBC
	LED Board	LED
	TP&FP board	TPD,FPD
	Bluetooth Connector	BTM
	Felica Connector	FEC
	MMB Connector	MMB
	Power SW	PSW
	B-CAS Connector	BCS
25	New Card (Express Card)	EXC
	E-SATA comb USB	ESA
	USB Connector	USB
	Audio & USB Board	USB,ADO
	Light Sensor	LSN
	Satellite LED	LED
	RF LED / WIMAX LED / Kill SW	KSW
26	EC WP8763LDG/WPC8769L(O)	KBC
	CIR	CIR
27	Codec (CX20583)	ADO
28	FM Tunner	FMM
	Modem Connector	MDM
	HOLE	
29	Atheros LAN	LAN
30	NVRAM Connecytor	NVR
31	Charger (ISL6251A)	PWM
32	System 5V/3V (ISL6237)	PWM
33	CPU CORE (ISL62882)	PWM

POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0~S5
+VCCRTC	+3.0V~+3.3V		S0~S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0~S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0~S5
+5VPCU	+5V	AC/DC Insert enable	S0~S5
+5V_TMA	+5V	MAIN_ON	S0
WIMAX_P	+3.3V	WMAX_P for EC	
+1.8V	+1.8V	MAIN_ON	S0
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_S5	+1.5V	S5_ON	S0~S5
+1.5V_SUS	+1.5V	SUSON	S0~S3
+VCC_CORE		VRON	S0
+VTT	+1.05V~+1.1V	MAIN_ON	S0
+1.05V	+1.05V	MAIN_ON	S0
+VAXG		GFXVR_EN	S0

GND PLANE	PAGE
 GND_SIGNAL	32
 CARD_GND	21
 AGND_DC/DC	31
 GND	ALL

PAGE	DESCRIPTION	BOI - FUNCTIONS
34	VAXG (ISL62881)	PWM
35	+VTT (UP6111A)	PWM
36	+1.05V (UP6111AQDD)	PWM
37	DDR 1.5V (TPS51116)	PWM
38	Discharge (1.5V_S5/1.8V)	PWM
39	Power Tree Table	
40	PCH Power Plane	
41	Power Management	
42	Change List	

Model	REV	CHANGE LIST	MODEL			TE2		
			PAGE	FROM	To			
TE2D MB	B2A	PAGE (16) : Add BT_EN# for combo RF control for BT	1	1A				
		PAGE (27) : Change DDR S3_1.5V ON circuit.	2	1A				
	C3A	PAGE (07) : Add ESATA re-driver IC	3	1A				
			4	1A				
			5	1A				
	D3A	PAGE(32) : LED luminance to light,R436、R427 1K-ohm change 2.2K-ohm. PAGE(32) : LED luminance too low,R428 560-ohm change 220-ohm. PAGE(27) : Add R230,R231,R286,R287 0.1-ohm to avoid speaker burn. PAGE(16):Add Q62 to avoid leakage current.	6	1A				
			7	1A				
			8	1A				
			9	1A				
			10	1A				
			11	1A				
			12	1A				
			13	1A				
			14	1A				
			15	1A				
			16	1A				
			17	1A				
			18	1A				
			19	1A				
			20	1A				
			21	1A				
			22	1A				
			23	1A				
			24	1A				
			25	1A				
			26	1A				
			27	1A				
			28	1A				
			29	1A				
			30	1A				
DOC NO. 204			PROJECT MODEL :	TE2	APPROVED BY:	Mosy Li	DATE:	2009/10/27
		PART NUMBER:		DRAWING BY:	Mosy Li	REVISION:	1A	