




PCB STACK UP


LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : SGND1
LAYER 5 : SGND2
LAYER 6 : IN2
LAYER 7 : VCC
LAYER 8 : BOT

BLOCK DIAGRAM










Quanta Computer Inc.
PROJECT : BLF_BLF

Size	Document Number	Rev
	Clock Distribution Diagram	1C
Date:	Tuesday, April 19, 2011	Sheet 4 of 53




Liano APU

HDMI
P_GFX_TXP[N](3:0)
correspond to DisplayPort 2.




Llano APU




APU POWER TABLE

PIN NAME	NET NAME	VOLTAGE
VDD	+VDD_CORE	Dynamic
VDDNB	+VDDNB_CORE	Dynamic
VDDIO	+1.5V_SUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V




BOTTOM SIDE DECOUPLING



If the VSS plane is cut to create a VDDIO plane, ceramic capacitors are connected across the VDDIO and VSS plane split as follows

DECOUPLING between PROCESSOR and DIMMs


Across VDDIO and VSS split



U230	T11
A7	VSS_1
A13	VSS_2
A15	VSS_3
A17	VSS_4
A19	VSS_5
A21	VSS_6
A23	VSS_7
A25	VSS_8
B7	VSS_9
C4	VSS_10
C10	VSS_11
C14	VSS_12
C16	VSS_13
C18	VSS_14
C20	VSS_15
C22	VSS_16
C24	VSS_17
C26	VSS_18
C28	VSS_19
D13	VSS_20
D15	VSS_21
D17	VSS_22
D19	VSS_23
D21	VSS_24
D23	VSS_25
D25	VSS_26
D27	VSS_27
E4	VSS_28
E10	VSS_29
E12	VSS_30
F9	VSS_31
F11	VSS_32
F14	VSS_33
F16	VSS_34
F18	VSS_35
F20	VSS_36
F22	VSS_37
F24	VSS_38
F26	VSS_39
F28	VSS_40
G4	VSS_41
G8	VSS_42
G13	VSS_43
G15	VSS_44
G17	VSS_45
G19	VSS_46
G21	VSS_47
G23	VSS_48
G25	VSS_49
J4	VSS_50
J8	VSS_51
J18	VSS_52
J20	VSS_53
J22	VSS_54
J24	VSS_55
K19	VSS_56
L4	VSS_57
L7	VSS_58
L10	VSS_59
M19	VSS_60
N4	VSS_61
N7	VSS_62
N10	VSS_63
N18	VSS_64
P9	VSS_65
P11	VSS_66
P19	VSS_67
R4	VSS_68
R7	VSS_69
R10	VSS_70
R18	VSS_71
V9	VSS_72
	VSS_73
	VSS_74


Liano APU


VID Override Circuit





HDT+ Connector

Debug only












BOARD ID SETTING


Board ID	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8	ID9
UMA SKU	H	L							
W/O MDC		H	L						
FCH-M3			H	L					
FCH-M2				H	L				
W/O 3G					H	L			
W/O BT						H	L		
Reserve							X		
Reserve								X	
Reserve									X





OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

STRAPS PINS




REQUIRED STRAPS


		PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	*****	ALLOW PCIe Gen2 DEFAULT	*****	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM DEFAULT	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	*****	FORCE PCIe Gen1	*****	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM	S5 PLUS MODE ENABLED

DEBUG STRAPS


FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]





	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIe STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIe STRAPS	ENABLE PCI MEM BOOT




FCH PWRGD CKT






Place these Caps near So-Dimm1.




EMI Suggestion










CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD AUD[1] AUD[0]	GENERICC HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 11


AMD RESERVED CONFIGURATION STRAPS		
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
H2SYNC	GENERICC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
GPIO21_BB_EN		


Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.










VRAM Memory TYPE

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP3	RAM_STRAP2	RAM_STRAP1	RAM_STRAP0	RAM_STRAP4	
				DVPDATA_3	DVPDATA_2	DVPDATA_1	DVPDATA_0	15"	14"
Hynix	H5TQ1G63DFR-11C	AKD5LZWTW02 (64M*16-1Gb)	512MB	0	1	0	0	0	1
	H5TQ2G63BFR-11C	AKD5MGWTW00 (128M*16-2Gb)	1GB	0	0	0	0	0	1
Samsung	K4W1G1646G-BC11	AKD5EGGT500 (64M*16-1Gb)	512MB	0	1	0	1	0	1
	K4W2G1646C-HC11	AKD5MGWT500 (128M*16-2Gb)	1GB	0	0	0	1	0	1



Thermal Sensor





Quanta Computer Inc.
PROJECT : BLF_BLFD


Size	Document Number	Rev
		1C
BACO		
Date:	Tuesday, April 19, 2011	Sheet 24 of 53


D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : BLF_BLFD	
Size	Document Number		Rev
	Blank		1C
Date:	Tuesday, April 19, 2011	Sheet	25 of 53

HDMI



26







Quanta Computer Inc.
PROJECT : BLF_BLF


CRT [CRT]




[HSR]




Card reader controller <MMC>





29




30




USB board




USB 3.0 CONN



USB Sleep & Charge MAXIM solution



USB 3.0 Power switch



CB0	CB1	Status
0	0	Auto mode
0	1	Force dedicated charger mode
1	X	Pass-Through(USB) mode: Connect DP/DM to TDP/TDM

10 USB_S&C#
10 USB_S&C

D

D

C

C

B

B

A

A




Quanta Computer Inc.
PROJECT : BLF_BLFD


Size	Document Number	Rev
	BLANK	1C
Date:	Tuesday, April 19, 2011	Sheet 32 of 53

SATA ODD

[ODD]




ODD Zero power .




SATA HDD

[HDD]



SATA HDD Re-driver IC



Colay with Redriver IC SATA Re-driver Bypass

SATA_TXP0	R164	*0.4	BSATA_TXP0
SATA_TXN0	R165	*0.4	BSATA_TXN0
SATA_RXN0	R166	*0.4	BSATA_RXN0_C
SATA_RXP0	R167	*0.4	BSATA_RXP0_C






Quanta Computer Inc.
PROJECT : BLF_BLF

Size	Document Number	Rev
	HDD/ODD/MDC	1C
Date:	Tuesday, April 19, 2011	Sheet 33 of 53


Atheros Lan AR8158

10/100 = 0 ohm CS00002JB38






SM BUS PU




Strap



ID EEPROM




SPI FLASH



INTERNAL KEYBOARD STRIP SET



HWPG circuit




SMBUS Table

1	Devices	Address
2	Battery	
3	PCH SML 3D Sensor	32H
	EC EEPROM	A0H
	VGA Board Thermal Sensor	98H
	Touch Sensor	58H
	HDMI CEC	34H
	Light Sensor	53H


KEY BOARD Connector

INT KeyBoard




TOUCH PAD BOARD


37



Power Board (UIF)



Power Switch (debug only)






Quanta Computer Inc.

PROJECT : BLF_BLF

Size	Document Number	Rev
	FP/TP/KB Conn	1C
Date:	Tuesday, April 19, 2011	Sheet 37 of 53


LED

AC-IN



White


POWER



DC IN = White


S3 Mode = Orange

RF LED



Orange


When ON, means in S0
When BLINK, means in S3
When OFF, means in S5



Orange


BATTERY

Full Charge = White




Charging = Orange

CARDREADER







White

HDD/ODD



White







Quanta Computer Inc.
PROJECT : BLF_BLFD

Size	Document Number	Rev
	LED	1C
Date:	Tuesday, April 19, 2011	Sheet 38 of 53


APU FAN (THM)


39






Quanta Computer Inc.
PROJECT : BLF_BLFD


Size	Document Number	Rev
	APU FAN	1C
Date:	Tuesday, April 19, 2011	Sheet 39 of 53















Quanta Computer Inc.
PROJECT : BLF_BLFD

Size	Document Number	Rev
	+1.5V_GPU	1C
Date:	Tuesday, April 19, 2011	Sheet 45 of 53













0.75A

$$V_{out} = 0.8(1 + R_1/R_2) = 2.5V$$




EMI







*HG-TC335BC268D118P2




*HG-TC335BC268D118P2




*HG-TC335BC268D118P2




*HG-TC335BC268D118P2




*HG-TC268BC335D118P2




*HG-TC276BC335D179P2




*HG-TC268BC335D118P2




*HG-TC268BC335D118P2




*HG-C236D146P2




*HG-TC335BC268D118P2





*HG-TC335BC268D118P2




*HG-TC268BC335D118P2




*HG-C236D118P2




*HG-C236D146P2




*H-C87D87N




*H-C236D91P2




*H-C236D91P2




*H-C236D142P2




*H-C268D118P2




*H-O102X83D102X83N




*H-C217D59P2




*H-C236D114P2




*H-C236D114P2




*H-C236D142P2




*H-C236D91P2




*H-TC102BC217D102PB




*H-C236D91P2



*H-C335D256P2



*H-C236D142P2



Quanta Computer Inc.
PROJECT : BLF_BLFD

Size	Document Number	Rev
	Screw	1C
Date:	Tuesday, April 19, 2011	Sheet 50 of 53