




TE5 Block Diagram


01




POWER SYSTEM		
ISL88731C	(Charge)	P35
RT8210B	(System 5V/3V)	P36
RT8207L	(DDR 1.5V)	P37
RT8238A	(+VTT)	P38
TPS51461	(+VCCSA)	P39
ISL95835	(+VCC_CORE)	P40
G966A	(+1.8V)	P41
ISL95870A	(+GPU_CORE)	P42




FDI Disabling (Discrete Only)




DP & PEG Compensation




Processor pull-up <CPU>




Level Shift <CPU>




Thermal Trip<CPU>



FAN Control-->For one FAN solution <THC/THV>



CPU Thermal sensor / MB Local TEMP <THC>




Sandy Bridge Processor (DDR3)

04

U15C

ACA-ZIF-069-K01


DDR SYSTEM MEMORY A





U15D

ACA-ZIF-069-K01

DDR SYSTEM MEMORY B







<CPU>

CFG	R	Value
CFG2	R136	EV@1K_4
CFG4	R79	*1K_4
CFG7	R109	*1K_4




CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled


 Quanta Computer Inc. PROJECT : TE5		Rev 1A
Size	Document Number	
	Sandy Bridge 4/4	
Date:	Wednesday, January 05, 2011	Sheet 6 of 44

Cougar Point (LVDS,DDI) <CLG/UGA/HMG>


Cougar Point (DMI,FDI,PM)<CLG>




PCH Pull-high/low<CLG>



System PWR_OK <CLG>




Deep Sx <CLG>




Net Name	Deep Sx Support	Deep Sx No Support
AC_PRESENT	Rb,Rc stuff	Ra stuff
SUS_PWR_ACK	Rd stuff	Re stuff
DPWROK	Rg stuff	Rf stuff
SLP_SUS	Rh stuff	Rh No stuff


RTC Circuitry(RTC)




HDA Bus(CLG)




PCH JTAG Debug (CLG)



PCH Dual SPI (CLG)





PCH2 (CLG)



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V_ R116 *1K 4 PCBEEP									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R530 *1K 4 PCL_GNT3# (9)									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC_ R497 *330K 4 PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>GNT1#</th><th>GPIO19</th><th>Boot Location</th></tr><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table>	GNT1#	GPIO19	Boot Location	1	1	SPI *	0	0	LPC	R539 *1K 4 GNT1# (9) R449 *1K 4 GPIO19
GNT1#	GPIO19	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V_ R521 *1K 4 ACZ_SDOUT ACZ_SDOUT (32)									
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R453 *2.2K 4 DF_TVS (10) R452 *1K 4 H_SNB_VBM# (3)									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	+3V_SS_ R206 *10K 4 PLL_ODVR_EN (10) R195 *1K 4									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_SS_ R525 *1K 4 ACZ_SYNC									
INIT3_3V#	Reserved	PWROK	1 = Default (weak pull-up 20K)	Should not pull low. leave as No Connect									
GNT2# / GPIO53	ESI Strap (Server Only)	PWROK	1 = Default. Should not be pulled low for desktop and mobile	Should not pull low for desktop and mobile									
GPIO15	TLS Confidentiality	RSMRST	0 = Default. TLS no Confidentiality 1 = TLS Confidentiality	+3V_SS_ R313 *1K 4 GPIO15 (10)									
L_DDC_DATA	LVDS Detected	PWROK	0 = Default. Not Detected 1 = Detected	1= PU to 3V									
SDVO_CTRLDATA	Port B Detected	PWROK	0 = Default. Not Detected 1 = Detected	1= PU to 3V									
DDPC_CTRLDATA	Port C Detected	PWROK	0 = Default. Not Detected 1 = Detected	0=NC									
DDPD_CTRLDATA	Port D Detected	PWROK	0 = Default. Not Detected 1 = Detected	0=NC									
SATA3GP / GPIO37	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled									
SATA2GP / GPIO36	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled									
DSWVRMEN	Deep S4/S5 Well On -Die Voltage Regulator Enable	ALWAYS	0 = Disable 1 = Enable	+3V_RTC_ R489 *330K 4 DSWVRN (7) R490 *330K 4									

U171




Cougar Point (GPIO,VSS_NCTF,RSVD) <CLG>



BOARD ID SETTING <CLG>

10

Board ID	ID1	ID2	ID3	ID4	ID6	ID7	ID9	GPIO1
UMA SKU	H							
VGA SKU	L							
W/O 3G		H						
W/ 3G		L						
W/O LED KB			H					
W/ LED KB			L					
14"				H				
15"				L				
W/ MDC					H			
W/O MDC					L			
W/ HDMI						H		
W/O HDMI						L		
USB3.0							H	
USB2.0							L	
W/ G-sensor								H
W/O G-sensor								L



GPIO Pull-up/Pull-down <CLG>








Quanta Computer Inc.
PROJECT : TE5

Size	Document Number	Rev 1A
Cougar Point 4/6		
Date:	Wednesday, January 05, 2011	Sheet 10 of 44

Cougar Point-M (POWER)




IBEX PEAK-M (GND)




Quanta Computer Inc.
PROJECT : TE5


<DDR>




<DDR>





<DDR>




SMBus(DDR3/WLAN/3G)






15-V



power up sequence



NB9M: VGACORE +0.90V (Normal) , +1.09V
NVVDD Maximum Settling Time




PEX_RST timing








17-V




Logical Strap Bit Mapping

 Quanta Computer Inc. PROJECT : TE5	
Size	Document Number N11x-Fermi (GND&Str&Ther)
Date:	Wednesday, January 05, 2011 Sheet 18 of 44

19-V






CHANNEL A: 256MB/512MB DDR3




CHANNEL B: 256MB/512MB DDR3


```
{16} VMC_DQ[63..0]
      {16} VMC_DM[7..0]
{16} VMC_WDQS[7..0]
{16} VMC_RDQS[7..0]
```




S3 power Reduction (SM_DRAMRST#) <S3P> <4>




S3 power Reduction (SM_DRAMPWROK) <S3P> <3>




For S3 power Reduction Sequence <S3P> <3>



For S3 power Reduction VTT discharge <S3P> <13>




S3 power Reduction (CPU Power) <S3P> <5>




HDMI Conn [HDM]


HDMI-CONN <HDM>




HDMI-SMBus <HDM>




HDMI-passive level shift <HMP/HMG>




HDMI-HPD <HMP/HMG>




Panel backlight control <LDS>




LCD POWER SWITCH <LDS>




HALL Sensor<HSR>




LCD Panel Module [LDS]




CRT <CRT>




USB for CRT BOARD (Right) <USB>




CCD [CCD]






USB2.0 MB SIDE (Left) <USB>




U:C2A




SATA ODD

[ODD]





ODD Zero power . (Only for Intel) <OZP>




SATA HDD

[HDD]

SATA HDD Re-driver IC



Colay with Redriver IC



SATA Re-driver Bypass

Quanta Computer Inc.
PROJECT : TE5


Size	Document Number	Rev
	HDD/ODD/MDC	1A
Date:	Wednesday, January 05, 2011	Sheet 28 of 44




EXT H.P / Beats <ADO/AMP>

INT SPK <ADO>

MDC <MDC>



Atheros Lan <LAN/LN1/LNG>




Atheros

AR8151/AR8152

LAN-Wake up function <LAN>




LAN-SM-Bus <LAN>




LAN-terminator <LAN/LN1/LNG>

PLACE NEAR LAN IC SIDE



LAN-Transformer <LAN/LN1/LNG>




LAN-Strap function <LAN/LN1/LNG>




LSD0 = LAN_ACTLED#	1	Over-clocking enable (default = 1)
	0	Over-clocking disable
LSD1 = LAN_LINKLED#	1	SWR switch-mode regulator select Giga LAN pull High (default = 1)
	0	LDO linear regulator select 10/100M LAN pull Low
CKREQ# or CKREQ_G#	1	Normal function
	0	ATE test mode


LAN(RJ45) -CONN Interface <LAN>




Card reader controller <MMC>




<MMC>







INT KeyBoard <KBC>




TP board <TPD>





Power board <PSW>




K/B LED power <KBP>







HOLE



MINI CARD



MDC




LLED <LED>


AC-IN




BATTERY




RF LED



POWER



CARDREADER




HDD/ODD




ESD Protect





EMI



EMI PAD









PC65
*33P/50V_4N


PR55
10.2K/F_4

U: E3A

R1







U: C2A



Quanta Computer Inc.
PROJECT : TE5



OCP: 25A
(Peak 21A)
Total capacitor: 660 uF
ESR : 4.5mΩ
f : 300k Hz



Need to consider DOS mode

Default	N12M-GE	N12P-LP	N12P-GV
PR131 R5 NC	10K CS31002JB28	10K CS31002JB28	10K CS31002JB28
PR113 R6 10K CS31002JB28	NC	NC	NC
PR121 R7 10K CS31002JB28	NC	10K CS31002JB28	10K CS31002JB28
PR134 R8 NC	10K CS31002JB28	NC	NC


GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	N12M-GE	N12P-LP	N12P-GV
LOW	LOW	1.0V	0.925V	1.025V
LOW	HIGH	1.0V	0.90V Default	1.0V
HIGH	LOW	1.0V Default	0.9V	1.0V
HIGH	HIGH	0.85V	0.825V	0.85V Default

	N12M-GE	N12P-LP	N12P-GV
R1 PR117	47.5K/F_4 CS34752FB14	22.6K/F_4 CS32262FB15	34.8K/F_4 CS33482FB22
R2 PR124	0_4 CS80002JB38	0_4 CS80002JB38	0_4 CS80002JB38
R3 PR119	270K/F_4 CS42702JB10	243K/F_4 CS42432FB02	200K/F_4 CS42602FB12
R4 PR114	1M/F_4 CS51002FB11	750K/F_4 CS47502FB14	1M/F_4 CS51002FB11
R5 PR118,PR123	2.32K/F_4 CS22322FB01	2.10K/F_4 CS22102FB12	2.32K/F_4 CS22322FB01
R6 PR128,PR129	3.3K/F_4 CS23302FB12	3.24K/F_4 CS23242FB17	3.3K/F_4 CS23302FB12


VEN need more than 1.6V



- +3VPCU change to +3V
+5VPCU change to +5V
- Power On Sequence
1. +3V_GFX connect +3V
 2. +1.05V_GFX connect +1.05V
 3. GFX_Mainon Enable +VCORE_GFX
 4. GFX_VCORE_PG Enable(Delay) +1.5V_GFX
 5. +1.5V_GFX Enable +1.8V_GFX
 6. GFX_V18_PG connect GFX_PG
- Power Off Sequence
- compare +VCC3_GFX with +V1.8_GFX




Power Tree Table (DIS)



Power Distribution List

Power	Distribution

Power Tree Table (UMA)



Model		REV	CHANGE LIST				MODEL		TE5		
							PAGE	FROM	To		
TE5 MB	1A	PAGE 3: (UMA)--R52 change to 25.5/F_4					1	1A			
		PAGE 5: (UMA)--C183,C190,C195 change to 10U/6.3V_8X					2	1A			
		PAGE 7: (UMA)--R224,R197 change to NC					3	1A			
		PAGE 9: (UMA)--PCIE_CLK_USB30_REQ#, R138 pull up to +3V_S5					4	1A			
		PAGE 9: (UMA)--PCIE_CLK_MINI_REQ#, R237 pull up to +3V					5	1A			
		PAGE 9: (UMA)--R199 NC					6	1A			
		PAGE 9: (UMA)--Q30, Q62 NC					7	1A			
		PAGE 10: (UMA)--add TP31					8	1A			
		PAGE 10: (UMA)--change Board ID9 strap Function name					9	1A			
		PAGE 11: (UMA)--C252 change to 10U/6.3V_8X					10	1A			
		PAGE 11: (UMA)--Net +1.05V change to +VTT					11	1A			
		PAGE 11: (UMA)--R117,R182,R114 change to 10K_4					12	1A			
		PAGE 12: (UMA)--R190,R194,R110 change to 10K_4					13	1A			
		PAGE 23: (UMA)--C978 NC					14	1A			
		PAGE 23: (UMA)--R66,R412,R154,Q45 change Function code to HM@ and delete discrete HDMI-HPD reference					15	1A			
		PAGE 24: (UMA)--add D7					16	1A			
		PAGE 25: (UMA)--add R201,R7,Q10					17	1A			
		PAGE 27: (UMA)--USB3.0 change to NEC solution					18	1A			
		PAGE 30: (UMA)--C97,C92,C106 change to 1U/10V_6Y					19	1A			
		PAGE 31: (UMA)--CN21 Foot-print change to 3in1-cm35-5-21p					20	1A			
		PAGE 32: (UMA)--3ND_MBCLK,3ND_MBDATA R269,R270 pull up to +3V					21	1A			
		PAGE 32: (UMA)--add 13MS,14MS,15MS Strap pin SKU_STRAP_1,SKU_STRAP_2,SKU_STRAP_3					22	1A			
		PAGE 33: (UMA)--add PR1					23	1A			
		PAGE 34: (UMA)--LED1,LED4,LED5,LED6 change symbol and Foot-print					24	1A			
		PAGE 16: (VGA)--add R3712					25	1A			
		PAGE 19: (VGA)--R3711 change to 47U/6.3V_1206X					26	1A			
		PAGE 25: (ALL)--Net name PCIE_CLK_3G_REQ# change to PCIE_CLK_3G_REQ#_C					27	1A			
		PAGE 22: (ALL)--add R65					28	1A			
		PAGE 37: (ALL)--PC60 change to CC7390JM202					29	1A			
		PAGE 18: (VGA)--add R3601, R3575					30	1A			
PAGE 24: (UMA)--CN4 Value change to 87213-2000G											
PAGE 22: (ALL)--add R102											
PAGE 33: (ALL)--Remove K/B LED power circuit											
	2A	PAGE 15: (VGA)--delete R3535,R3547									
		PAGE 22: (ALL)--add R31									
		PAGE 22: (ALL)--add R102									
		PAGE 40: (ALL)--add PC168									
		PAGE 32: (ALL)--13MS,14MS,15MS Strap pull up voltage change to +3VPCU									
		PAGE 34: (ALL)--add R213									
		PAGE 42: (VGA)--add PQ49									

Model		REV	CHANGE LIST				MODEL		TE5	
							PAGE	FROM	To	
TE5 MB	1A	PAGE 35: (COM)--add PC76 and PC77 for EMI Sol. (101005) PAGE 35~42: (COM)--delete PJP1 , PJP2 , PJP3 , PJP14 , PJP6 , PJP9 (101005) PAGE 38: (COM)--PC212 change to 0.1U/25V 6X (101005) PAGE 38: (COM)--PC216 change to 1.74K/F 4 (101005) PAGE 40: (COM)--PC153 and PC154 change to 330U/2V 7343P E9C (101005) PAGE 36: (COM)--add PD12 , PR142 , PR139 (101011) PAGE 38: (COM)--Change VTT/1.05V solution (101011) PAGE 37: (COM)--PC59 stuff (101014) PAGE 38: (COM)--Change PQ18 and PQ19 Value (101014) PAGE 40: (COM)--Change PR184 Value ; PC151 stuff (101014) PAGE 42: (COM)--PC113 no stuff (101014) PAGE 35 , 37 , 38 , 40: (COM)--PR14 , PC19 , PR48 , PC61 , PR70 , PC80 , PR159 , PC157 , PR177 , PC171 , PR200 , PC195 stuff (101020) PAGE 36: (COM)--PU2 , PL4 , PL5 change Value (101020)				1	1A			
						2	1A			
						3	1A			
						4	1A			
						5	1A			
						6	1A			
						7	1A			
						8	1A			
						9	1A			
						10	1A			
						11	1A			
						12	1A			
						13	1A			
						14	1A			
						15	1A			
						16	1A			
						17	1A			
						18	1A			
						19	1A			
						20	1A			
						21	1A			
						22	1A			
						23	1A			
						24	1A			
						25	1A			
						26	1A			
						27	1A			
						28	1A			
						29	1A			
						30	1A			
DOC NO. 204		PROJECT MODEL :	TE5	APPROVED BY:	Andy Wang	DATE:	2010/10/01	 Quanta Computer Inc. PROJECT : TE5 Size Document Number Rev 1A Change list Date: Wednesday, January 05, 2011 Sheet 31 of 35		
		PART NUMBER:		DRAWING BY:	Andy Wang	REVISION:	1A			