

EW6

CPU CORE
VCC_CORE
Page: 26

+3VPCU
+3V_S5/+3VSUS
+3V
+5VSUS/+5V
+12V
Page: 24

+1.8VSUS/+1.8V
+1.2V
SMDDR_VTERM
Page: 27

+1.8V_S5
+1.5V
VTT
Page: 23

BATTERY CHARGER
Page: 25

Power State Table

Power Name	Control Signal	Power State
VCC_CORE	VRON	S0
+3VPCU	N/A	ALWAYS
+3V_S5	S5_ON	S0-S5
+3VSUS	SUSON	S0-S3
+3V	MAINON	S0
+5VSUS	SUSON	S0-S3
+5V	MAINON	S0
+12V	MAINON	S0
+1.2V	MAINON	S0
VTT	MAINON	S0
SMDDR_VTERM	MAINON	S0
+1.8V_S5	S5_ON	S0-S5
+1.8VSUS	SUSON	S0-S3
+1.8V	MAINON	S0
+1.5V	MAINON	S0

CLOCK GEN
ICS951413CGLFT
Page: 4

CELERON-M/PENTIUM-M
INTEL Mobile_479 CPU
Page: 2, 3

DDR-II SODIMM1
Page: 13

DDR-II SODIMM2
Page: 13

NB
ATi
RC410MB/RC410MD
Page: 5, 6, 7, 8

Manufacturing Option
SATA HDD
Page: 16

PATA HDD
Page: 16

IDE-ODD
Page: 16

SB
ATi SB400
Page: 9, 10, 11, 12

AUDIO CODEC
CONEXANT
20468-31
Page: 18

AMP
MAX9750
Page: 19

MODEM
CONEXANT
20493-21
Page: 18

KBC
NS
PC97551
Page: 21

MIC IN
Page: 18

SPEAKER
Page: 19

LINE OUT
Page: 19

RJ11
Page: 14

Touchpad
Page: 22

Keyboard
Page: 22

FLASH
Page: 21

FAN
Page: 22

RGB
LVDS
S-VIDEO
CRT
Page: 15
LVDS
Page: 15
TV-OUT
Page: 15

TI PCMCIA
PCI1510A
AD17
REQ3# / GNT3#
INTE#
Page: 17

TYPE II
SLOT
Page: 17

MINI-PCI
Wireless LAN
AD20
REQ1# / GNT1#
INTB# , INTC#
Page: 22

REALTEK
RTL8100CL
Page: 14

BOTH HAND
TRANSFORMER
NS0013
Page: 14


RJ45
Page: 14




SYSTEM
USB PORT *3
Page: 20
USB2, 3, 5





PROJECT : EW6
Quanta Computer Inc.

Size	Document Number	Rev
	BLOCK DIAGRAM	1A
Date: Monday, June 27, 2006	Sheet 1 of 29	






100U/6.3V/X5R(CC0805) *30




Banias
2 OF 3

POWER,
GROUND,
RESERVED
SIGNALS

1.5V FOR DOTHAN ONLY





CLK



HBSEL1	HBSEL0	
0	0	133 MHz
0	1	100 MHz






BSEL1	BSEL0	
0	0	133 MHz
0	1	100 MHz

BMREQ#&HSYNC&VSYNC: FSB CLK SPEED

DEFAULT: 101

101: 100 MHZ RC410MB

100: 133 MHZ RC410MD




DAC_SCL: CPU VCC

DEFAULT: 0

0: MOBILE CPU

1: DESKTOP CPU






STRP_DATA: Debug strap

DEFAULT: 1

0: MEMORY CHANNEL STRAPING

1: EPROM STRAPING




PROJECT : EW6
Quanta Computer Inc.

Size	Document Number	Rev
	RC400MB-PCIE LINK I/F	2A


Date: Monday, June 27, 2005 Sheet: 6 of 29

CLG



PUT AVDD_NB, AVDDDI, AVDDQ, PLVDD DECOUPLING CAPS ON THE BOTTOM SIDE, CLOSE TO BALLS

RSET resistor need 10mils trace with at least 10mils spacing.
Also need to connect GND at AVSSQ HF cap.




CLG

Change on rev.C. 5/16

W5	VSS#U5	VSS#M15	M14
W6	VSSA#U6	VSS#C14	AC14
AB5	VSSA#Y5	VSS#G18	AG16
AB6	VSSA#Y6	VSS#G27	A22
V8	VSSA#P8	VSS#G3	D27
V7	VSSA#P8	VSS#H13	AG26
AA8	VSSA#P7	VSS#H14	H18
AA7	VSSA#U8	VSS#H18	A16
AD7	VSSA#U7	VSS#H23	A9
AD8	VSSA#Y7	VSS#H4	AD17
R8	VSSA#Y8	VSS#J23	J24
N8	VSSA#L8	VSS#J24	D27
R7	VSSA#K7	VSS#J30	D24
N7	VSSA#AD7	VSS#K27	T30
AF7	VSSA#A2	VSSA#AF5	VSS#U9
AE8	VSSA#AC6	VSS#U19	M16
AG5	VSSA#AC5	VSS#M16	AD11
I6	VSSA#P6	VSS#AD11	H15
T5	VSSA#P5	VSS#M30	N15
N6	VSSA#L6	VSS#N15	N19
N5	VSSA#L5	VSS#N16	D3
AH5	VSSA#L5	VSS#N23	A25
K5	VSSA#H6	VSS#N27	C3
AH6	VSSA#P4	VSS#G5	P16
AH7	VSSA#AE3	VSS#P15	G10
AH8	VSSA#AD3	VSS#P16	M24
AD3	VSSA#AC3	VSS#P23	G10
AC3	VSSA#AA3	VSS#P24	M24
Y3	VSSA#Y3	VSS#R12	R13
Y3	VSSA#Y3	VSS#R13	P12
U3	VSSA#U3	VSS#R14	P14
U3	VSSA#R3	VSS#R15	R17
R3	VSSA#P3	VSS#R16	R17
P3	VSSA#M3	VSS#R17	V18
M3	VSSA#H3	VSS#R18	R19
L3	VSSA#J3	VSS#R19	R23
AF5	VSSA#H3	VSS#R23	R24
AF3	VSSA#F3	VSS#R24	R30
AF9	VSSA#N3	VSS#R30	J30
AH9	VSSA#AG3	VSS#T12	T12
AH10	VSSA#AE9	VSS#T13	T14
AC20	VSSA#AH7	VSS#T14	M13
J23	VSSA#A15	VSS#T15	P18
A29	VSSA#A24	VSS#T16	T16
W30	VSSA#A29	VSS#T17	T17
W23	VSSA#A23	VSS#T18	T18
AA28	VSSA#A24	VSS#T19	W19
A30	VSSA#A30	VSS#T27	J27
AC12	VSSA#AB27	VSS#U15	N17
AC15	VSSA#AC12	VSS#U16	M18
K8	VSSA#AC16	VSS#V15	V16
AD12	VSSA#AC8	VSS#V16	V17
AD15	VSSA#AD12	VSS#W16	M26
AD18	VSSA#AD16	VSS#W27	V12
AC17	VSSA#AD19	VSS#V12	W13
AE30	VSSA#AD23	VSS#W13	V14
AD14	VSSA#AD30	VSS#V14	W15
VSS#AD8	VSS#W15	VSS#Y23	U23
AC11	VSSA#AD9	VSS#Y24	A13
AF12	VSSA#AE12	VSS#C19	V28
AE27	VSSA#AE27	VSS#C17	V28
AC18	VSSA#AG12	VSS#AH26	AG24
AG14	VSSA#AF7	VSS#AH25	AA24
F4	VSSA#AG18	VSS#AG25	AA23
AG18	VSSA#AG21	VSS#F30	F30
AK25	VSSA#AG9	VSS#F25	K23
V27	VSSA#AH28	VSS#D27	D20
A11	VSSA#A11	VSS#D27	A19
AD20	VSSA#A11	VSS#D25	D17
AK12	VSSA#AK10	VSS#D23	D14
AK15	VSSA#AK13	VSS#D20	D27
AK18	VSSA#AK16	VSS#D17	D4
AK2	VSSA#AK19	VSS#C3	M23
AH11	VSSA#AK2	VSS#C28	B30
18	VSSA#AH11	VSS#B30	B1
AC27	VSSA#A11	VSS#B1	AK29
	VSS#AK25	VSS#AK22	AK22

RC410MB




Power sequence requirement

U16	VDD_CORE#M12	VDD_MEM#A30	Y24
M13	VDD_CORE#M13	VDD_MEM#A121	AC21
M15	VDD_CORE#M14	VDD_MEM#AK21	AD21
M17	VDD_CORE#M17	VDD_MEM#AC13	AD23
R16	VDD_CORE#M18	VDD_MEM#AC14	AC16
V15	VDD_CORE#M19	VDD_MEM#AC15	AD19
N12	VDD_CORE#N12	VDD_MEM#AC18	AD22
T15	VDD_CORE#N13	VDD_MEM#AC21	V23
N14	VDD_CORE#N14	VDD_MEM#AD10	AD13
N16	VDD_CORE#N17	VDD_MEM#AD13	AD16
N18	VDD_CORE#N18	VDD_MEM#AD15	AC19
M19	VDD_CORE#N18	VDD_MEM#AD18	AB24
R12	VDD_CORE#P12	VDD_MEM#AD21	AK24
P13	VDD_CORE#P13	VDD_MEM#AE15	AK28
P15	VDD_CORE#P13	VDD_MEM#AE18	T24
P17	VDD_CORE#P13	VDD_MEM#AE21	AB23
P19	VDD_CORE#P13	VDD_MEM#AG27	Y23
U12	VDD_CORE#U12	VDD_MEM#A30	AK21
U13	VDD_CORE#U12	VDD_MEM#AK18	T23
U14	VDD_CORE#U12	VDD_MEM#AK24	V24
T17	VDD_CORE#U12	VDD_MEM#AK9	AC22
U18	VDD_CORE#U12	VDD_MEM#W23	
T19	VDD_CORE#U19		
V13	VDD_CORE#V13		
R14	VDD_CORE#V14		
V17	VDD_CORE#V17		
R18	VDD_CORE#V18		
V19	VDD_CORE#V19		
W12	VDD_CORE#W12		
W14	VDD_CORE#W14		
W16	VDD_CORE#W17		
W18	VDD_CORE#W18		
J9	VDD_18		
AB22	VDD_18#AF26		
AB9	VDD_18#AF9		
J22	VDD_18#J26		
Y8	VDDA_18#U8		
U8	VDDA_18#AD8		
AB8	VDDA_18#W6		
Y7	VDDA_18#AA8		
AE11	VDDA_18#AA7		
AC9	VDDA_18#AE7		
AD10	VDDA_18#AD7		
AC10	VDDA_18#AC8		
AG11	VDDA_18#AC7		
AF11	VDDA_18#AG6		
H5	VDDA_12#K6		
H4	VDDA_12#K4		
P8	VDDA_12#K4		
P7	VDDA_12#F6		
L7	VDDA_12#F5		
L8	VDDA_12#B3		
J6	VDDA_12#A3		
AC7	VDDA_12#B4		
AB7	VDDA_12#M8		
	VDDA_12#W5		

POWER
MEM
CPU
VDD
VDDA
VDD_18
VDD_18#
VDDA_18#
VDDA_12#
VDDA_12#K
VDDA_12#F
VDDA_12#B
VDDA_12#A
VDDA_12#M
VDDA_12#W

RC410MB






PROJECT : EW6






Quanta Computer Inc.

Size	Document Number	Rev
	RC400MB-POWER	3A
Date:	Monday, June 27, 2005	Sheet 8 of 29

CLG

CLG


PU/PD




PROJECT : EW6

Quanta Computer Inc.

Size	Document Number	Rev
Custom	SB400 ACPI/GPIO/USB/AC97	1A
Date	Monday, June 27, 2005	Sheet 10 of 29

CLG


CLG



REQUIRED STRAPS

	ACPWRON	AC_SDO#	RTC_CLK	SPDIF_OUT	PCLK_PCM	PCLK_SIO	PCICLK6	PCLK_LAN	PCICLK8	PCLK_591	PCLK_MINI#
PULL HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	SIO 24MHz	48MHz use Internal PLL	14MHz OSC MODE DEFAULT	CPU I/F = K8	H,H = PCI(X BUS) ROM L,L = LPC ROM I (LPC addresses are translated to the top of the 4G address space) L,H = LPC ROM II (addresses mapped to below 1M) L,L = FWH ROM		USB PHY PWRDOWN DISABLE DEFAULT	48MHz OSC/Clock Buffer
PULL LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC (NOT SUPPORTED W/ IT8712)	SIO 48MHz DEFAULT	48MHz use External Clock DEFAULT	14MHz XTAL MODE	CPU I/F = P4 DEFAULT			USB PHY PWRDOWN ENABLE	48MHz Crystal Pad DEFAULT


*This strap is only required if the strap on PCICLK4 is configured for External Clock.






DEBUG STRAPS

	PDDACK#	PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	Reserved	Reserved	Reserved	Reserved	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved
PULL LOW	USE SHORT RESET					USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	



DDR



LAN




VGA CRT PORT





LCDID2	LCDID1	LCDID0	LCD TYPE	LCD CABLE P/N
0	0	0		
0	0	1		
0	1	0		
0	1	1	14" XGA	DD0ZL1LC000
1	0	0	15" XGA	DD0ZL1LC107
1	0	1	15" SXGA+	DD0ZL1LC204
1	1	0	15.4" WXGA	DD0ZL1LC301
1	1	1	15.4" WSXGA+	DD0ZL1LC409

LCD Connector




S-VIDEO




Lid Switch




Addition 0.1U fix ,Sagem

FOR MODEM
MODULE



FOR CPU HEATSINK



ОТН





FOR NB HEATSINK



FOR M/B HOLE

Size	Document Number	Rev
	VGA Ports, LID, & HOLES	3A
Date:	Monday, June 27, 2005	Sheet 15 of 29

IDE







PROJECT : EW6
Quanta Computer Inc.

Size	Document Number HDD & CDROM	Rev 3A
Date:	Monday, June 27, 2005	Sheet 16 of 29

CBS




CARDBUS SLOT

PROJECT : EW6
Quanta Computer Inc.

Size	Document Number	Rev
	PCMCIA CONTROLLER	18
Date:	Monday, June 27, 2005	Sheet 17 of 29


ADO

MIC




MODEM

MDC




BEEP






ADO


GAIN1	SPKR MODE	HP MODE
0	10.5	3
1	9	0




AMP POWER




SPEAKER CON.



LINE-OUT




LINE OUT




MPC

ID Select : AD20
Interrupt Pin : INTB# , INTC#
Request Indicate : REQ1#
Grant Indicate : GNT1#


MINI-PCI





USB



KBC




INT K/B



KBC

THM

FAN CONTROL




TOUCH PAD



20 MIL

TPD



UIF



DCD



CLG




CPU



PROJECT : EW6
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DISCHAGE&+1.8V	2
Date:	Monday, June 27, 2005	Sheet 23 of 29

DCD



PROJECT : EW6
Quanta Computer Inc.

Size	Document Number	Rev
Custom	SYSTEM POWER MAX1632	3A
Date:	Monday, June 27, 2005	Sheet 24 of 29



PBC

Regulate resistor feedback sensor for battery watt

PROJECT : EW6
Quanta Computer Inc.

Size	Document Number	Rev
Custom	BATTERY CHARGER	3A
Date	Monday, June 27, 2005	Sheet 25 of 29

CPU



Setting boot
voltage=1.2V

SUSPEND MODE (SUS=HIGH)			
S2	S1	S0	Output
✓ OPEN	VCC	GND	0.748V

VCC_BOOT			
B2	B1	B0	Output
✓ OPEN	GND	GND	1.708V
REF	REF	REF	1.372V
OPEN	OPEN	OPEN	1.036V
VCC	VCC	VCC	0.700V
REF	VCC	VCC	1.212V

D5	D4	D3	D2	D1	D0	Output	D5	D4	D3	D2	D1	D0	Output
1	0	0	0	0	0	1.196V	0	0	0	0	0	0	1.708V
1	0	0	0	0	1	1.180V	0	0	0	0	0	1	1.692V
1	0	0	0	1	0	1.164V	0	0	0	0	1	0	1.676V
1	0	0	0	1	1	1.148V	0	0	0	0	1	1	1.660V
1	0	0	1	0	0	1.132V	0	0	0	1	0	0	1.644V
1	0	0	1	0	1	1.116V	0	0	0	1	0	1	1.628V
1	0	0	1	1	0	1.100V	0	0	0	1	1	0	1.612V
1	0	0	1	1	1	1.084V	0	0	0	1	1	1	1.596V
1	0	1	0	0	0	1.068V	0	0	1	0	0	0	1.580V
1	0	1	0	0	1	1.052V	0	0	1	0	0	1	1.564V
1	0	1	0	1	0	1.036V	0	0	1	0	1	0	1.548V
1	0	1	0	1	1	1.020V	0	0	1	0	1	1	1.532V
1	0	1	1	0	0	1.004V	0	0	1	1	0	0	1.516V
1	0	1	1	0	1	0.988V	0	0	1	1	0	1	1.500V
1	0	1	1	1	0	0.972V	0	0	1	1	1	0	1.484V
1	0	1	1	1	1	0.956V	0	0	1	1	1	1	1.468V
1	1	0	0	0	0	0.940V	0	1	0	0	0	0	1.452V
1	1	0	0	0	1	0.924V	0	1	0	0	0	1	1.436V
1	1	0	0	1	0	0.908V	0	1	0	0	1	0	1.420V
1	1	0	0	1	1	0.892V	0	1	0	0	1	1	1.404V
1	1	0	1	0	0	0.876V	0	1	0	1	0	0	1.388V
1	1	0	1	0	1	0.860V	0	1	0	1	0	1	1.372V
1	1	0	1	1	0	0.844V	0	1	0	1	1	0	1.356V
1	1	0	1	1	1	0.828V	0	1	0	1	1	1	1.340V
1	1	1	0	0	0	0.812V	0	1	1	0	0	0	1.324V
1	1	1	0	0	1	0.796V	0	1	1	0	0	1	1.308V
1	1	1	0	1	0	0.780V	0	1	1	0	1	0	1.292V
1	1	1	0	1	1	0.764V	0	1	1	0	1	1	1.276V
1	1	1	1	0	0	0.748V	0	1	1	1	0	0	1.260V
1	1	1	1	0	1	0.732V	0	1	1	1	0	1	1.244V
1	1	1	1	1	0	0.716V	0	1	1	1	1	0	1.228V
1	1	1	1	1	1	0.700V	0	1	1	1	1	1	1.212V



PROJECT : EW6
Quanta Computer Inc.

Size	Document Number	Rev
Custom	CPU CORE	1A
Date:	Monday, June 27, 2005	Sheet 26 of 29

CLG

Modify for fine tune sequence on 4/7.

Change to BOM on D.6/24

Add for reduce power noise on C.6/20

Add for reduce power noise on C.6/20

DDR