

PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : GND1
- LAYER 3 : IN1
- LAYER 4 : VCC
- LAYER 5 : IN2
- LAYER 6 : IN3
- LAYER 7 : GND2
- LAYER 8 : BOT

BU5D Block Diagram




Table of Contents		
PAGE	DESCRIPTION	BOI-FUNCTIONS
1	Schematic Block Diagram	
2	Front Page	
3-6	Processor	CPU
7-12	PCH	CLG
8	RTC	RTC
13-14	DDRIII SO-DIMM	DDR
17	VGA Connector	VGA
16	LCD Panel	LDS
	CRT & CRT BUS SWITCH	CRT
	CCD	CCD
	HALL SENSOR&BACK LIGHT SWITCH	HSR
19	Display Port	DPP
20	HDMI comm part	HDM
	HDMI for GM	HMG
21	SATA ODD	ODD
	Main SATA HDD & 2nd SATA HDD	HDD
	G-Sensor	HS3
22	5 IN 1 Card reader	MMC
	IEEE1394	FIW
23	MINI Card (Wi-Fi & WIMAX)	WLN
	MINI Card 2nd	MNC
	MINI Card 3rd	MNC
	TMA Connector	TMA
24	INT KeyBoard & K/B LED Power	KBC
	LED Board	LED
	TP&FP board	TPD,FPD
	Bluetooth Connector	BTM
	Felica Connector	FEC
	MMB Connector	MMB
	Power SW	PSW
	B-CAS Connector	BCS
25	New Card (Express Card)	EXC
	E-SATA comb USB	ESA
	USB Connector	USB
	Audio & USB Board	USB,ADO
	Light Sensor	LSN
	Satellite LED	LED
	RF LED / WIMAX LED / Kill SW	KSW
26	EC WP8763LDG/WPC8769L(O)	KBC
	CIR	CIR
27	Codec (CX20583)	ADO
28	FM Tunner	FMM
	Modem Connector	MDM
	HOLE	
29	Atheros LAN	LAN
30	NVRAM Connecyoy	NVR
31	Charger (ISL6251A)	PWM
32	System 5V/3V (ISL6237)	PWM
33	CPU CORE (ISL62882)	PWM

POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0-S5
+VCCRTC	+3.0V~+3.3V		S0-S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0-S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0-S5
+5VPCU	+5V	AC/DC Insert enable	S0-S5
+5V_TMA	+5V	MAIN_ON	S0
WIMAX_P	+3.3V	WMAX_P for EC	
+1.8V	+1.8V	MAIN_ON	S0
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_S5	+1.5V	S5_ON	S0-S5
+1.5V_SUS	+1.5V	SUSON	S0-S3
+VCC_CORE		VRON	S0
+VTT	+1.05V~+1.1V	MAIN_ON	S0
+1.05V	+1.05V	MAIN_ON	S0
+VAXG		GFXVR_EN	S0

GND PLANE	PAGE
 GND_SIGNAL	32
 CARD_GND	21
 AGND_DC/DC	31
 GND	ALL

ITEM	Value Code	FUNCTIONS
1	EV@	DISCRETE
2	IV@	UMA
3	U3@	USB 3.0
4	U2@	USB 2.0 (colay W USB 3.0)
5	HM@	HDMI
6	NHM@	No HDMI
7	EHM@	External HDMI
8	3G@	3G
9	C@	Cost issue
10	MDC@	Modem
11	S3@	S3 Power Reduction
12	NS3@	No S3 Power Reduction
13	NGS@	No G-SENSOR
14	51@	1G LAN
15	52@	10/100 LAN
16	GS@	G-SENSOR
17	NMDC@	No Modem




PAGE	DESCRIPTION	BOI-FUNCTIONS
34	VAXG (ISL62881)	PWM
35	+VTT (UP6111A)	PWM
36	+1.05V (UP6111AQDD)	PWM
37	DDR 1.5V (TPS51116)	PWM
38	Discharge (1.5V_S5/1.8V)	PWM
39	Power Tree Table	
40	PCH Power Plane	
41	Power Management	
42	Change List	




Quanta Computer Inc.
PROJECT : BU5D


Size	Document Number	Rev
	POWER STAGE AND BOI-FUNCTION	1A
Date:	Tuesday, December 21, 2010	Sheet 2 of 41


Sandy Bridge Processor (DMI,PEG,FDI)




Sandy Bridge Processor (DDR3)









RTC Circuitry(RTC) <RTC>



HDA Bus(CLG) <ADO>




PCH JTAG Debug (CLG) <CLG>




PCH Dual SPI (CLG) <CLG>

MX25L3205DM2T-12G: AKE39FP0200
W25X32VSS1G: AKE39EP0N00



REV-00 change footprint
from socket type to W25X32VSS1G



PCH2 (CLG) <CLG> <ADO>



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	-3V0 - R581 - 1K_4 - PCBEEP
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = Default (weak pull-up 20K) 1 = Setting to No-Reboot mode	R483 - 1K_4 - PCI_GNT3# [9]
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC - R513 - 330K_4 - PCH_INVRMEN
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	0 = Default (weak pull-up 20K) 1 = Setting to No-Reboot mode	R479 - 1K_4 - GNT1# [9]
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK	0 = Default (weak pull-up 20K) 1 = Setting to No-Reboot mode	R560 - 1K_4 - GPIO19
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	-3V0 - R498 - 1K_4 - ACZ_SDOOUT - ACZ_SDOOUT [25]
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vcc 1 = Set to Vcc (weak pull-down 20K)	R543 - 238_4 - DF_TVS [10]
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	-3VPCU - R555 - 1K_4 - PLL_OOVR_EN [10]
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_SS - R179 - 1K_4 - ACZ_SYNC
GPIO15	TLS Confidentiality	RSMRST	0 = Default: TLS no Confidentiality 1 = TLS Confidentiality	-3V_SS - R545 - 1K_4 - GPIO15 [10]
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable	ALWAYS	0 = Disable 1 = Enable	-3V_RTC - R518 - 330K_4 - R517 - 330K_4
INIT3_3V#	Reserved	PWROK	1 = Default (weak pull-up 20K)	Should not pull low, leave as No Connect
GNT2# / GPIO53	ESI Strap (Server Only)	PWROK	1 = Default: Should not be pulled low for desktop and mobile	Should not pull low for desktop and mobile
L_DDC_DATA	LVDS Detected	PWROK	0 = Default: Not Detected 1 = Detected	1= PU to 3V
SDVO_CTRLDATA	Port B Detected	PWROK	0 = Default: Not Detected 1 = Detected	1= PU to 3V
DDPC_CTRLDATA	Port C Detected	PWROK	0 = Default: Not Detected 1 = Detected	0=NC
DDPD_CTRLDATA	Port D Detected	PWROK	0 = Default: Not Detected 1 = Detected	0=NC
SATA3GP / GPIO37	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled
SATA2GP / GPIO36	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled


Cougar Point-M (PCI, USB, NVRAM)



	33MHz	27MHz	48/24MHz	14.318MHz	25MHz
CLK_P1000					
CLK_P1001					
CLK_P1002					
CLK_P1003					

Quantia Computer Inc.
PROJECT : B05D
Doc Number: B05D
Doc Version: 1.0
Doc Date: 2013.10.10
Doc Author: B05D



10




Cougar Point-M (POWER)







IBEX PEAK-M (GND)




H=8







Place these Caps near So-Dimm0.



H=4








N12M-GE -> 0xA7A

1010 -> PU15K

Logical Strap Bit Mapping			
	PU-VDD	PD	
5K	1000	0000	
10K	1001	0001	
15K	1010	0010	
20K	1011	0011	
25K	1100	0100	
30K	1101	0101	
35K	1110	0110	
45K	1111	0111	

4.99K/F 4: CS34002FB28 (RES CHIP 4.99K 1/16W +/-1% (0402))
10K/F 4: CS31002FB28 (RES CHIP 10K 1/16W +/-1% (0402))
15K/F 4: CS31502FB28 (RES CHIP 15K 1/16W +/-1% (0402))
20K/F 4: CS32002FB28 (RES CHIP 20K 1/16W +/-1% (0402))
25K/F 4: CS32502FB28 (RES CHIP 25K 1/16W +/-1% (0402))
30K/F 4: CS33002FB28 (RES CHIP 30K 1/16W +/-1% (0402))
35K/F 4: CS33502FB28 (RES CHIP 35K 1/16W +/-1% (0402))
45K/F 4: CS34502FB28 (RES CHIP 45K 1/16W +/-1% (0402))



REV-B2A Ra Default: Hynix VRAM
REV-C3A Ra Default: Samsung VRAM 1Gbit

20K/F 4: CS32002FB29 (RES CHIP 20K 1/16W +/-1% (0402))

Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	XCLK_417 [0]	FB_0_BAR_SIZE [0]	SMB_ALT_ADDR [0]
ROM_SCLK	PCI_DEVIDE[4] [1]	SUB_VENDOR [0]	SLOT_CLK_CFG [1]
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]
STRAP2	PCI_DEVID[3] [1]	PCI_DEVID[2] [0]	PCI_DEVID[1] [1]
STRAP1	3GIO_PADCFG[3][0]	3GIO_PADCFG[2][1]	3GIO_PADCFG[1][1]
STRAP0	USER[3] [1]	USER[2] [1]	USER[1] [1]

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
0000		Reserved		
0010	DDR3 64Mx16x4pcs, 128bit, 512MB, 800MHz	Hynix		PD 15K
0011	DDR3 64Mx16x4pcs, 128bit, 512MB, 800MHz	Samsung		PD 20K
0110	DDR3 128Mx16x4pcs, 128bit, 1GB, 800MHz	Hynix		PD 35K
0111	DDR3 128Mx16x4pcs, 128bit, 1GB, 800MHz	Samsung		PD 45K
XXXX				

(Ra)

REV-B2A

GPIO ASSIGNMENTS


GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	Memory VREF SELECT
11	I/O	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	THERM_LOAD_STEP_DOWN
14	OUT	N/A	THERM_LOAD_STEP_UP

**Quanta Computer Inc.**
PROJECT : BU5D


Size	Document Number	Rev
	N12M-GE (GPIO/STRAPS)	1A
Date	Tuesday, December 21, 2010	Sheet 18 of 41

[3,6,7,8,9,10,11,13,14,15,17,21,22,25,27,30,31,32,34,36]


+3V_GFX




S3 power Reduction (SM_DRAMRST#) <S3P> <4>




S3 power Reduction (SM_DRAMPWROK) <S3P> <3>




For S3 power Reduction Sequence <S3P> <3>



S3 power Reduction (CPU Power) <S3P> <5>




For S3 power Reduction VTT discharge <S3P> <13>




HDMI Conn <HDM>


HDMI-CONN




HDMI-SMBus <HDM>





HDMI-passive level shift <HDM>



HDMI-HPD <HDM>








CB0	CB1	Status
0	0	Auto mode
0	1	Force dedicated charger mode
1	X	Pass-Through(USB) mode: Connect DP/DM to TDP/TDM


USB2.0 Left 1
USB2.0 Left 2 <U2B> <MMC> <EMI>



HDD Interface <H1D>


ODD Interface <ODD>

ODD Zero power . (Only for power) <OZP>




3D-LDO Power <GSR>

3D-Sensor IC <GSR>




3D-SMBus <GSR>

3D-u-micro P <GSR>





Codec (CX20671-21Z) <ADO>




Need to change 20671-21Z footprint



Page 10 of 10





100














3 IN 1 CARD READER





3 IN 1 CARD READER


















Need to consider DOS mode

Default	B12P-LP	N12M-GE	N12P-GV
PR150	15K C311023B23	NC	15K C311023B23
PR151	15K C311023B23	NC	15K C311023B23
PR152	15K C311023B23	NC	15K C311023B23
PR153	15K C311023B23	NC	15K C311023B23
PR154	15K C311023B23	NC	15K C311023B23

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	B12P-LP	N12M-GE	N12P-GV
LOW	LOW	0.90V	1.0V	0.98V
LOW	HIGH	0.90V Default	1.0V	0.98V
HIGH	LOW	0.9V	1.0V Default	0.98V
HIGH	HIGH	0.95V	0.9V	0.98V Default

B1	PR148	22.5K C311023B11	27.5K C311023B14	0.4	C311023B18
B2	PR150	0.4	C311023B18	0.4	C311023B18
B3	PR148	24.5K C311023B11	27.5K C311023B14	0.4	C311023B18
B4	PR151	25.5K C311023B11	27.5K C311023B14	0.4	C311023B18
B5	PR152	2.1K C311023B11	2.5K C311023B14	0.4	C311023B18
B6	PR153	2.2K C311023B11	2.5K C311023B14	0.4	C311023B18
B7	PR154	2.2K C311023B11	2.5K C311023B14	0.4	C311023B18



Power On Sequence
 1. +3V_GFX connect +3V
 2. +1.05V_GFX connect +1.05V
 3. GFX_Malmon Enable +VCORE_GFX
 4. GFX_VCORE_PG Enable(Delay) +1.5V_GFX
 5. +1.5V_GFX Enable +1.8V_GFX
 6. GFX_V18_PG connect GFX_PG

Power Off Sequence
 compare +VCC3_GFX with +V1.8_GFX

