

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

+1.5V


+1.05V

+1.25V

+1.8VSUS

+3VPCU
+3V_S5
+3VSUS
+3V
+5VPCU
+5V_S5
+5V
SMDDR_VTERM
SMDDR_VREF

Clock Generator




	ICS9LPRS365 (ALPRS365K13)	RT8751-666 (AL090875K06)	PULL HIGH	PULL DOWN
Pin 4	PCI2/TME	PCI2/TME Internal PD	NO OVERCLOCKING (default)	NORMAL RUN
Pin 5	PCI-3	PCI-3/SRC5 EN Internal PD	PIN37/38 IS SRC5	PIN37/38 IS SRC5 (default)
Pin 6	PCI-4/27M_SEL	PCI-4/27M_SEL Internal PD	PIN 17/18 IS 27MHz	PIN 17/18 IS SRC/DOT (default)
Pin 7	PCIF-5/ITP_EN	PCIF-5/ITP_EN Internal PD	PIN 46/47 IS CPUITP	PIN 46/47 IS SRCB (default)




CPU Clock select

BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz



Clock Gen Differential IO power



01/21 REV_3B Add for ESD

3V R261 10K 4 NEW_CLKREQ# R


Quanta Computer Inc.

PROJECT : BL5S Santa Rosa


Size Document Number CLK_GEN./ CK505 Rev 1A

Date: Tuesday, January 22, 2008 Sheet 2 of 37


CPU(HOST)




CPU Thermal monitor




CPU FAN




PU/PD (ITP700)



Thermal Trip





CPU(Power)




12/04 REV_3A Mount C152,C151

NB(HOST)






NB(Memory controller)



NB(Power-1)



NB(Power-2)

IV&EV Dis/Enable setting

CRT/TV Dis/Enable guideline


LVDS Dis/Enable guideline

External VGA with EV@part, Internal VGA with IV@ part


Signal	If SDVO Disable LVDS Disable	If SDVO enable LVDS Disable	If SDVO enable LVDS enable
VCCD_LVDS	GND	1.8V	1.8V
VCCA_LVDS	GND	GND	1.8V
VCC1X_LVDS	GND	GND	1.8V

EXTERNAL

INTERNAL



NB(Power-3)



Strap table

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal
CFG[17:3] Have internal Pull-up
CFG[18:19] Have internal Pull-down
Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port

DMI X2 Select

MCH_CFG_5	Low = DMIX2 High = IDMI X4(Default)
-----------	--




DMI Lane Reversal

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--




XOR /ALLz /Clock Un-gating

MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)



PCI Express Graphics

MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--




SDVO Present

Strap define at External DVI control page


FSB Dynamic ODT

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---





SDVO/PCIE Concurrent operation


MCH_CFG_20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO and PCIE X1 are operating simultaneously via the PEG port
------------	---




DDR2 Dual channel A/B PU




DDR2 Dual channel A/B CONN




Standard Type H: 6.5mm
CLOCK 0,1
CKE 0,1



Standard Type H: 11mm
CLOCK 3,4
CKE 2,3




SB-PCIE/USB/DMI



A16 SWAP Override strap

PCI_GNT#3	Low = A16 swap override enabled High = Default
-----------	---




ICH8 Boot BIOS select



PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC




SB-PCI




PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD17	INTA#	OZ129






SB-GPIO







CRT PORT




HALL SENSOR


CAMERA MODULE




VGA



USB




USB board connector







SiI1392 HDMI TX

LAYOUT RULES:




Route traces with 100 Ohm Differential Impedance
Avoid placing GND Copper or traces adjacent to TMDS Trace
Put these 4 resistors and 4 capacitors as close as possible
to the TMDS output pins of the Sil392



LANCELOT







10/19 REV_A1 Add Q50, Q51, R156, R168, R606, R608





10/19 REV_A1 Change net


01/09 REV_3B Change footprint
10/19 REV_A1 Change footprint
12/07 REV_3A Change footprint




ODD



TVOUT



10/100 : 88E8040	P/N : AL008040001
GIGA : 88E8055	P/N : AJ080550000
GIGA : 88E8072	P/N : AL008072000



09/28 REV_A1 Modify

02/15 REV_3C Modify

BT Module Pins:

- (16,29) SERIRQ
- (14) LDRQ#
- (15,16,20,21,22,24,28,29) PLTRST#
- (7) PCLK_DEBUG
- (16) CL_RST#
- (16) CL_DATA#
- (18) CL_CLK#
- (15) PCIE_TXP#
- (15) PCIE_TXN#
- (15) PCIE_RXP#
- (15) PCIE_RXN#
- (2) CLK_PCIE_MINI
- (2) CLK_PCIE_MINI#
- (28) WCS_CLK
- (28) WCS_DAT
- (2) WLAN_WAKE#

PCB Components:

- R375, R221, R553, R339: 0.4
- R331, R348, R349: 0.4
- R425: 0.4
- R425: BT@0.4
- R424: BT@0.4
- R8: 10K 4

Connections:

- SERIRQ to CL_RST#
- LDRQ# to CL_DATA#
- PLTRST# to CL_CLK#
- PCLK_DEBUG to PCIE_TXP#
- CL_RST# to PCIE_TXN#
- CL_DATA# to PCIE_RXP#
- CL_CLK# to PCIE_RXN#
- CLK_PCIE_MINI to CLK_PCIE_MINI#
- WCS_CLK to WCS_DAT
- WCS_DAT to WLAN_WAKE#

To BT

2N7002Z-LF Q1

3V_SS

WLAN_WAKE#

MINI-Card II




Diagram 1: MINI-Card III Pin Connections (CN9)

Left Side (PCIE/CLK):

- (15) PCIE_TXP3, (15) PCIE_TXN3 → PCIE_TXP3, PCIE_TXN3
- (15) PCIE_RXP3, (15) PCIE_RXN3 → PCIE_RXP3, PCIE_RXN3
- (2) CLK_PCIE_MINI2, (2) CLK_PCIE_MINI2# → CLK_PCIE_MINI2, CLK_PCIE_MINI2#

Right Side (Power/Signal):

- 52: +3.3V, 50: GND, 48: +1.5V, 46: LED_WPANI#, 44: LED_WLAN#, 42: LED_WWAN#, 38: GND, 36: USB_D-, 34: USB_D+, 32: SMB_DATA, 30: SMB_CLK, 28: GND, 26: PERP0, 24: +3.3Vaux, 22: PERST#, 20: W_DISABLE#, 18: GND, 16: UIM_VPP, 14: UIM_RESET, 12: UIM_CLK, 10: UIM_DATA, 8: UIM_PWR, 6: +1.5V, 4: GND, 2: +3.3V
- 40: 0.4, R10
- 34: 0.4, R12
- 22: 0.4, R15
- 16: T1, 14: T70
- 22: MINI2_SMDATA, 20: MINI2_SMCLK
- 22: PLTRST#, 20: PLTRST# (15,16,20,21,22,24,28,29), RF_EN (29)

Bottom: 3G@minipa-c15706-52p-1dv

Diagram 2: MINI-Card III Pin Connections (CN33)

Left Side (PCIE/CLK):




- (15) PCIE_TXP5, (15) PCIE_TXN5 → PCIE_TXP5, PCIE_TXN5
- (15) PCIE_RXP5, (15) PCIE_RXN5 → PCIE_RXP5, PCIE_RXN5
- (2) CLK_PCIE_MINI3, (2) CLK_PCIE_MINI3# → CLK_PCIE_MINI3, CLK_PCIE_MINI3#

Right Side (Power/Signal):



- 52: +3.3V, 50: GND, 48: +1.5V, 46: LED_WPANI#, 44: LED_WLAN#, 42: LED_WWAN#, 38: GND, 36: USB_D-, 34: USB_D+, 32: SMB_DATA, 30: SMB_CLK, 28: GND, 26: PERP0, 24: +3.3Vaux, 22: PERST#, 20: W_DISABLE#, 18: GND, 16: NC, 14: NC, 12: NC, 10: NC, 8: NC, 6: +1.5V, 4: GND, 2: +3.3V
- 40: 0.4, R314
- 34: 0.4, R329
- 16: T57, 14: T58
- 22: MINI3_SMDATA, 20: MINI3_SMCLK
- 22: PLTRST#, 20: PLTRST# (15,16,20,21,22,24,28,29), RF_EN WLAN

Bottom: minipa-c15706-52p-1dv


H= 8mm



Codec (CX20561)




VR




MDC

01/15 REV_3B Change footprint




FM Tuner


09/26 REV_A1 Modify
10/19 REV_A1 change footprint




SYSTEM MIC








HP Amplifier



HP 12/06 REV_3A Del R584, R592








$$LIM = (1/R2) * (((0.05/VREF=2.39)VACLM)+0.050)$$


$$CURRNT LIMIT POINT = (90W/19V) * 0.85 = 4.026A$$

$$4.026A = (1/0.02) * (((0.05/2.365)VacIm)+0.05)$$

$$VacIm = ((33//152)/(33//152+19.6//152)) * Vref$$

R2=adapter current sense resistence






$$T_{ON} = 3.85p \cdot R_{TON} \cdot V_{out} / (V_{in} - 0.5)$$


$$Frequency = V_{out} / (V_{in} \cdot T_{ON})$$




AOL1412 $R_{ds} = 4.6m\Omega$
 12.17A OCP --- OC=2.8K


SI7636 $R_{ds} = 4.8m\Omega$
 11.67A OCP --- OC=2.8K



if tune Vout PR38 un-mount, PR156 PR165 mount







Power Distribution List

Power	Distribution
VCC_CORE	CPU
+5VPCU	ICH8M, RJ45/USB /B, USB/eSATA, Satellite LED, CIR
+3VPCU	RTC, HALL SENSOR, KB, TP/FP/LED /B, Power /B, Kill SW, EC, ID, SPI Flash, CIR
+1.5V	CPU, GMCH, ICH9M, Mini Card, New Card
+1.8VSUS	GMCH, DDR
+SMDDR_VREF	GMCH, DDR
+SMDDR_VTERM	DDR
+1.05V	CPU, CLK, Thermal Trip, GMCH, ICH8M
+5V_S5	ICH8M, G-SENSOR, Felica, USB/eSATA
+5V	CPU, ICH8M, VGA, Camera, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, TP/FP/LED /B, EC, Speaker, Headphone
+3V	CLK, CPU Thermal Monitor, FAN, GMCH, DDR, ICH8M, VGA, LCD/LED Panel, HALL SENSOR, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, Cardreader (OZ129T) Mini Card, KB, TP/FP/LED /B, RJ45/USB /B, Bluetooth, MMB, New Card, PC BEEP, EC, Codec (CX20561), VR, Headphone, MDC
+3V_S5	ICH8M, Mini Card, RJ45/USB /B, New Card
+3VSUS	ICH8M, FP
+1.8V	HDMI, Cardreader (OZ129T)
+1.25V	CLK, GMCH, ICH8M