



VCC_CORE
+1.5V
+1.05V
+1.25V
+1.8VSUS +1.8V
+3VPCU +3V_S5 +3VSUS +3V +5VPCU +5V_S5 +5V +SMDDR_VTERM +SMDDR_VREF




Clock
Generator




FREQ. SEL
TABLE

BSEL Frequency Select Table


FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz



Clock Gen
I2C




11/01 Del C3195




BOM Option Table


Reference	Description
N/A	N/A




11/01 Modify



W:10,S:20 , L<0.5"




11/01 Modify



Quanta Computer Inc.

PROJECT : BL5M Montevina

Size	Document Number	Rev
	CLK. GEN./ CK505	1A
Date:	Monday, March 10, 2008	Sheet 5 of 37



BOM Option Table

Reference	Description
N/A	N/A

(13) M_A_DQ[63:0]

U23D
M_A DQ0 A338 SA_DQ_0
M_A DQ1 A341 SA_DQ_1
M_A DQ2 AN38 SA_DQ_2
M_A DQ3 AM38 SA_DQ_3
M_A DQ4 A336 SA_DQ_4
M_A DQ5 A340 SA_DQ_5
M_A DQ6 AM44 SA_DQ_6
M_A DQ7 AM42 SA_DQ_7
M_A DQ8 AN43 SA_DQ_8
M_A DQ9 AN44 SA_DQ_9
M_A DQ10 AU40 SA_DQ_10
M_A DQ11 AT38 SA_DQ_11
M_A DQ12 AN41 SA_DQ_12
M_A DQ13 AN39 SA_DQ_13
M_A DQ14 AU44 SA_DQ_14
M_A DQ15 AU42 SA_DQ_15
M_A DQ16 AV39 SA_DQ_16
M_A DQ17 AY44 SA_DQ_17
M_A DQ18 BA40 SA_DQ_18
M_A DQ19 BD43 SA_DQ_19
M_A DQ20 AV41 SA_DQ_20
M_A DQ21 AY43 SA_DQ_21
M_A DQ22 BB41 SA_DQ_22
M_A DQ23 BC40 SA_DQ_23
M_A DQ24 AY37 SA_DQ_24
M_A DQ25 BD38 SA_DQ_25
M_A DQ26 AV37 SA_DQ_26
M_A DQ27 AT36 SA_DQ_27
M_A DQ28 AY38 SA_DQ_28
M_A DQ29 BB38 SA_DQ_29
M_A DQ30 AV36 SA_DQ_30
M_A DQ31 AW36 SA_DQ_31
M_A DQ32 BD13 SA_DQ_32
M_A DQ33 AU11 SA_DQ_33
M_A DQ34 BC11 SA_DQ_34
M_A DQ35 BA12 SA_DQ_35
M_A DQ36 AU13 SA_DQ_36
M_A DQ37 AV13 SA_DQ_37
M_A DQ38 BD12 SA_DQ_38
M_A DQ39 BC12 SA_DQ_39
M_A DQ40 BB9 SA_DQ_40
M_A DQ41 BA9 SA_DQ_41
M_A DQ42 AU10 SA_DQ_42
M_A DQ43 AV9 SA_DQ_43
M_A DQ44 BA11 SA_DQ_44
M_A DQ45 BD9 SA_DQ_45
M_A DQ46 AY8 SA_DQ_46
M_A DQ47 BA6 SA_DQ_47
M_A DQ48 AV5 SA_DQ_48
M_A DQ49 AV7 SA_DQ_49
M_A DQ50 AT9 SA_DQ_50
M_A DQ51 AN8 SA_DQ_51
M_A DQ52 AU6 SA_DQ_52
M_A DQ53 AU6 SA_DQ_53
M_A DQ54 AT5 SA_DQ_54
M_A DQ55 AN10 SA_DQ_55
M_A DQ56 AM11 SA_DQ_56
M_A DQ57 AM5 SA_DQ_57
M_A DQ58 AJ9 SA_DQ_58
M_A DQ59 AJ8 SA_DQ_59
M_A DQ60 AN12 SA_DQ_60
M_A DQ61 AM13 SA_DQ_61
M_A DQ62 AJ11 SA_DQ_62
M_A DQ63 AJ12 SA_DQ_63

CANTIGA_1p2

DDR SYSTEM MEMORY A

SA_BS_0 BD21 M_A BS#0
SA_BS_1 BG18 M_A BS#1
SA_BS_2 AT25 M_A BS#2
SA_RAS# BB20 M_A RAS#
SA_CAS# BD20 M_A CAS#
SA_WE# AY20 M_A WE#

SA_DM_0 AM37 M_A DM0
SA_DM_1 AT41 M_A DM1
SA_DM_2 AY41 M_A DM2
SA_DM_3 AU39 M_A DM3
SA_DM_4 BB12 M_A DM4
SA_DM_5 AY6 M_A DM5
SA_DM_6 AT7 M_A DM6
SA_DM_7 AJ5 M_A DM7
SA_DQS_0 AJ44 M_A DQS0
SA_DQS_1 AT44 M_A DQS1
SA_DQS_2 BA43 M_A DQS2
SA_DQS_3 BC37 M_A DQS3
SA_DQS_4 AW12 M_A DQS4
SA_DQS_5 BC8 M_A DQS5
SA_DQS_6 AU8 M_A DQS6
SA_DQS_7 AM7 M_A DQS7
SA_DQS#_0 AJ43 M_A DQS#0
SA_DQS#_1 AT43 M_A DQS#1
SA_DQS#_2 BA44 M_A DQS#2
SA_DQS#_3 BD37 M_A DQS#3
SA_DQS#_4 AY12 M_A DQS#4
SA_DQS#_5 BD8 M_A DQS#5
SA_DQS#_6 AU9 M_A DQS#6
SA_DQS#_7 AM8 M_A DQS#7
SA_MA_0 BA21 M_A A0
SA_MA_1 BC24 M_A A1
SA_MA_2 BG24 M_A A2
SA_MA_3 BH24 M_A A3
SA_MA_4 BG25 M_A A4
SA_MA_5 BA24 M_A A5
SA_MA_6 BD24 M_A A6
SA_MA_7 BG27 M_A A7
SA_MA_8 BF25 M_A A8
SA_MA_9 AW24 M_A A9
SA_MA_10 BC21 M_A A10
SA_MA_11 BG26 M_A A11
SA_MA_12 BH26 M_A A12
SA_MA_13 BH17 M_A A13
SA_MA_14 AY25 M_A A14

(13) M_B_DQ[63:0]

U23E
M_B DQ0 AK47 SB_DQ_0
M_B DQ1 AH46 SB_DQ_1
M_B DQ2 AP47 SB_DQ_2
M_B DQ3 AP46 SB_DQ_3
M_B DQ4 A348 SB_DQ_4
M_B DQ5 AJ46 SB_DQ_5
M_B DQ6 AM48 SB_DQ_6
M_B DQ7 AP48 SB_DQ_7
M_B DQ8 AU47 SB_DQ_8
M_B DQ9 AU46 SB_DQ_9
M_B DQ10 BA48 SB_DQ_10
M_B DQ11 AY48 SB_DQ_11
M_B DQ12 AT47 SB_DQ_12
M_B DQ13 AR47 SB_DQ_13
M_B DQ14 BA47 SB_DQ_14
M_B DQ15 BC47 SB_DQ_15
M_B DQ16 BC46 SB_DQ_16
M_B DQ17 BC44 SB_DQ_17
M_B DQ18 BG43 SB_DQ_18
M_B DQ19 BF43 SB_DQ_19
M_B DQ20 BE45 SB_DQ_20
M_B DQ21 BC41 SB_DQ_21
M_B DQ22 BF40 SB_DQ_22
M_B DQ23 BC37 SB_DQ_23
M_B DQ24 BG38 SB_DQ_24
M_B DQ25 BF38 SB_DQ_25
M_B DQ26 BH35 SB_DQ_26
M_B DQ27 BG35 SB_DQ_27
M_B DQ28 BH40 SB_DQ_28
M_B DQ29 BG39 SB_DQ_29
M_B DQ30 BG34 SB_DQ_30
M_B DQ31 BH34 SB_DQ_31
M_B DQ32 BH14 SB_DQ_32
M_B DQ33 BG12 SB_DQ_33
M_B DQ34 BH11 SB_DQ_34
M_B DQ35 BG8 SB_DQ_35
M_B DQ36 BH12 SB_DQ_36
M_B DQ37 BF11 SB_DQ_37
M_B DQ38 BF9 SB_DQ_38
M_B DQ39 BG7 SB_DQ_39
M_B DQ40 BC5 SB_DQ_40
M_B DQ41 BC6 SB_DQ_41
M_B DQ42 AY3 SB_DQ_42
M_B DQ43 AY1 SB_DQ_43
M_B DQ44 BF6 SB_DQ_44
M_B DQ45 BF5 SB_DQ_45
M_B DQ46 BA1 SB_DQ_46
M_B DQ47 BD3 SB_DQ_47
M_B DQ48 AV2 SB_DQ_48
M_B DQ49 AU3 SB_DQ_49
M_B DQ50 AR3 SB_DQ_50
M_B DQ51 AN2 SB_DQ_51
M_B DQ52 AY2 SB_DQ_52
M_B DQ53 AV1 SB_DQ_53
M_B DQ54 AP3 SB_DQ_54
M_B DQ55 AR1 SB_DQ_55
M_B DQ56 AL1 SB_DQ_56
M_B DQ57 AL2 SB_DQ_57
M_B DQ58 AJ1 SB_DQ_58
M_B DQ59 AH1 SB_DQ_59
M_B DQ60 AM2 SB_DQ_60
M_B DQ61 AM3 SB_DQ_61
M_B DQ62 AH3 SB_DQ_62
M_B DQ63 AJ3 SB_DQ_63

CANTIGA_1p2

DDR SYSTEM MEMORY B

SB_BS_0 BC16 M_B BS#0
SB_BS_1 BB17 M_B BS#1
SB_BS_2 BB33 M_B BS#2
SB_RAS# AU17 M_B RAS#
SB_CAS# BG16 M_B CAS#
SB_WE# BF14 M_B WE#
SB_DM_0 AM47 M_B DM0
SB_DM_1 AY47 M_B DM1
SB_DM_2 BC40 M_B DM2
SB_DM_3 BF35 M_B DM3
SB_DM_4 BG11 M_B DM4
SB_DM_5 BA3 M_B DM5
SB_DM_6 AP1 M_B DM6
SB_DM_7 AK2 M_B DM7
SB_DQS_0 AL47 M_B DQS0
SB_DQS_1 AY48 M_B DQS1
SB_DQS_2 BG41 M_B DQS2
SB_DQS_3 BC37 M_B DQS3
SB_DQS_4 BH9 M_B DQS4
SB_DQS_5 BB2 M_B DQS5
SB_DQS_6 AU1 M_B DQS6
SB_DQS_7 AN6 M_B DQS7
SB_DQS#_0 AL46 M_B DQS#0
SB_DQS#_1 AY47 M_B DQS#1
SB_DQS#_2 BH41 M_B DQS#2
SB_DQS#_3 BH37 M_B DQS#3
SB_DQS#_4 BG9 M_B DQS#4
SB_DQS#_5 BC2 M_B DQS#5
SB_DQS#_6 AT2 M_B DQS#6
SB_DQS#_7 AN5 M_B DQS#7
SB_MA_0 AV17 M_B A0
SB_MA_1 BA25 M_B A1
SB_MA_2 BC25 M_B A2
SB_MA_3 AU25 M_B A3
SB_MA_4 AW25 M_B A4
SB_MA_5 BB28 M_B A5
SB_MA_6 AU28 M_B A6
SB_MA_7 AW28 M_B A7
SB_MA_8 AT33 M_B A8
SB_MA_9 BD33 M_B A9
SB_MA_10 BB16 M_B A10
SB_MA_11 AW33 M_B A11
SB_MA_12 AY33 M_B A12
SB_MA_13 BH15 M_B A13
SB_MA_14 AU33 M_B A14



Quanta Computer Inc.
PROJECT : BL5M Montevina


Size	Document Number	Rev
	CLK_GEN/ CK505	1A
Date:	Monday, March 10, 2008	Sheet 7 of 37

BOM Option Table

Reference	Description
IV@	INT VGA
EV@	EXT VGA

12/19 REV_2A Chanhe net to +1.8VSUS

12/19 REV_2A Del R101




NB Power Status and max current table(1/3)

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC(EXT_VGA)	O	X	X	+1.05V	2178mA	
VCC(INT_VGA)	O	X	X	+1.05V	2899mA	
VCC_AXG	O	X	X	+1.05V	8700mA	Graphics Core
VCC_SM(B00)	O	O	X	+1.8VSUS	3A	(DDR11-667) 2.6A
VCC_SM(Standby)	O	O	X	+1.8VSUS	1mA	Self Refresh during S3

(See NB EDS Rev:1.0 Section 10.1 for max current)

(See NB EDS Rev:1.0 Section 12.2 for DC voltage)

BOM Option Table		
Reference	Description	
IV@	INT VGA	
EV@	EXT VGA	
IHM@	INT HDMI	



NB Power Status and max current table(2/3)(NB left side)

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCCA_CRT_DAC	O	X	X	+3.3V	73mA	
VCCA_DAC_BG	O	X	X	+3.3V	5mA	
VCCA_DPLLA	O	X	X	+1.05V	64.8mA	
VCCA_DPLLB	O	X	X	+1.05V	64.8mA	
VCCA_HPLL	O	X	X	+1.05V	24mA	
VCCA_MPLL	O	X	X	+1.05V	139.2mA	
VCCA_LVDS	O	O	X	+1.8V/SUS	13.2mA	
VCCA_PEG_BG	O	X	X	+1.5V	414uA	
VCCA_PEG_PLL	O	X	X	+1.05V	50mA	
VCCA_SM(DDR1-800)	O	X	X	+1.05V	720mA	(DDR1-667) 480mA
VCCA_SM_CK(800)	O	X	X	+1.05V	26mA	(DDR1-667) 24mA
VCCA_TV_DAC	O	X	X	+3.3V	79mA	
VCCA_HDA	O	X	X	+1.5V	50mA	
VCCD_TV_DAC	O	X	X	+1.5V	35mA	
VCCD_QDAC	O	X	X	+1.5V	125uA	
VCCD_HPLL	O	X	X	+1.05V	157mA	
VCCD_PEG_PLL	O	X	X	+1.05V	50mA	
VCCD_LVDS	O	O	X	+1.8V/SUS	60mA	

EXT&INT VGA Power Plane Option table

POWER PLANE	EXT VGA	INT VGA	MARK
VCCA_CRT_DAC	GND	+3V	DR1
VCCA_LVDS	GND	+1.8V/SUS	DR2
VCC_TX_LVDS	GND	+1.8V/SUS	DR3
VCCA_LVDS	GND	+1.8V/SUS	DR4
VCCD_TV_DAC	GND	+1.5V	
VCCA_TV_DAC	GND	+3V	DR5
VCCD_QDAC	GND	+1.5V	DR6
VCCA_DAC_BG	GND	+3V	DR7
VCC_AXG	GND	+1.05V	DR8 Page 8
VCCA_XG_NCTF	GND	+1.05V	DR9 Page 8
VCCA_DPLLA	GND	+1.05V	DR10
VCCA_DPLLB	GND	+1.05V	DR11
VCC_HDA	GND	+1.5V	DR12 For HDMI


NB Power Status and max current table(3/3)(NB Right side)

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VTT	O	X	X	+1.05V	852mA	FSB at 1067MHz
VCCA_AXF	O	X	X	+1.05V	322mA	
VCC_SM_CK(800)	O	O	X	+1.8V/SUS	124mA	(DDR1-667) 120mA
VCC_TX_LVDS	O	O	X	+1.8V/SUS	119mA	
VCC_HV	O	X	X	+3V	106mA	
VCC_PEG	O	X	X	+1.05V	1782mA	
VCC_DMI	O	X	X	+1.05V	456mA	

(See NB EDS Rev:1.0 Section 10.1 for max current)
(See NB EDS Rev:1.0 Section 12.2 for DC voltage)

EXT VGA->Disable TV/CRT/LVDS/HDMI(See DG 1.0 P190 Table 103)
INT VGA->Disable TV/Enable CRT(See DG1.0 P208 Table 118)
INT VGA->Disable HDMI(See DG 1.0 P277 section 3.10.4)

Reference	Description
N/A	N/A



North Bridge Strap Pin Configuration Table

(See DG 1.0 P295 Table 184)
(See NB EDS 1.0 P187 Table 74)

BOM Option Table

Reference	Description
N/A	N/A

Pin Name	Strap description	Configuration	PU<4.02K> PD <2.21K>	Note
CFG[2:0]	FSB Frequency Select	[000]= FSB 1066MHz [010] = FSB 800MHz [011] = FSB 667MHz	See Page 2 FSB selection table	
CFG[4:3]	Reserved			
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)	(6) MCH_CFG_5  R93 *4.02K/F_4	
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)	(6) MCH_CFG_6  R99 *10K/F_4	
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)	(6) MCH_CFG_7  R98 *4.02K/F_4	
CFG8	Reserved			
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)	(6) MCH_CFG_9  R454 *4.02K/F_4	
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)	(6) MCH_CFG_10  R455 *4.02K/F_4	
CFG11	Reserved			
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)	(6) MCH_CFG_12  R76 *4.02K/F_4	
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)	(6) MCH_CFG_13  R77 *4.02K/F_4	
CFG[15:14]	Reserved			
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)	(6) MCH_CFG_16  R75 *4.02K/F_4	
CFG[18:17]	Reserved			
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed	(6) MCH_CFG_19  R72 *4.02K/F_4 +3V	
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port	(6) MCH_CFG_20  R73 *4.02K/F_4 +3V	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI/DP Device Present(Default) 1 = SDVO/HDMI/DP Device present	(6,20) SDVO_CTRLDATA  R146 *2.2K/F_4 +3V	
L_DDC_DATA	Local Flat Panel(LFP) Present	0 = LFP Disable(Default) 1 = LFP Card Present;PCIe disable	(6,18) INT_LVDS_EDIDDATA  R166 *2.2K/F_4 +3V	
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present	(6) DDPC_CTRLDATA  R71 *2.2K/F_4 +3V	

Enable iTPM Table

PAGE	Net Name	PU & PD	NOTE
11	MCH_CFG_6	PD 10K to GND	NB Strap pin
13	SPI_MOSI	PU 20K to +3V_S5	SB Strap pin
14	CLGPiO5	PU 10K to +3V_S5	SB Strap pin




Quanta Computer Inc.
PROJECT : BL5M Montevina

Size	Document Number	Rev
	CLK. GEN./ CK505	1A
Date:	Monday, March 10, 2008	Sheet 11 of 37




DDR2 Dual channel A/B PU

DDRII A CHANNEL






M_A_A[13..0] M_A_A[13..0] (7,13)
M_B_A[13..0] M_B_A[13..0] (7,13)

DDRII B CHANNEL





DDR2 Dual channel A/B CONN



RTC
CRYSTAL

RESET
JUMP




HD Audio I/F(CODEC& iHDMI)




South Bridge Strap Pin (1/3)

Pin Name	Strap description	Sampled	Configuration			PUPD
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect			This strap should only be enabled in manufacturing environments using an external pull-up resistor.
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU			
TP3	XOR Chain Entrance	PWROK	ICH_TP3	HDA_SDOUT	Description	
			0	0	RSVD	
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1(Port 1-4)	PWROK	0	1	Enter XOR Chain	
			1	0	Normal operation(Default)	
			1	1	Set PCIe port config bit 1	



SATA_RBIAS_PN<0.5". Avoid routing next to clock/high speed signals


LDRQ0/1# : Internal PU



Layout note:
DPRSTP# , Daisy Chair
(SB>Power>NB>CPU)

BOM Option Table

Reference	Description
IHM@	INT HDMI





Layout note:
PU R needs to be placed within 2" of ICH9-M,
series R must be placed within 2" of PU R w/o stub.

02/14 REV_3A Swap SATA chennal

SATA I/F


12/18 REV_2

RTC
BATTERY


Quanta Computer Inc.
PROJECT : BL5M Montevina

Size	Document Number CLK. GEN./ CK505	Rev 1A
Date:	Monday, March 10, 2008	Sheet 14 of 37

PCI/PCI-E/USB/DMI/SPI





PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD17	INTA#/INTB#	OZ129T
















South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0	
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default	
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default	
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default	
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable	
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	
			0	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	SPI_CS#1	
			1	
			Boot Location	
			1	
			SPI(Default)	
			0	
			1	
			LPC	

PCI
PULL-UP





USBOC#
PULL-UP

 Quanta Computer Inc. PROJECT : BL5M Montevina	
Size	Document Number CLK. GEN./ CK505
Rev	1A



BOM Option Table

Reference	Description
N/A	N/A



DELAY_VR_PWRGOOD need PU 2K to +3V.
Z52 PU at power side(NEEED CHECK PWR CKT)

12/22 REV_2A Change footprint and P/N

LOW COST SEL

PIN

R524 Always mount

R594 Always mount

High : w/O FM
Low : w/ FM


High : Main Strem
Low : Low Cost

South Bridge Strap Pin (3/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	SPKR R324 *1K 4 +3V
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL R589 *1K 4

Board ID Table

Board ID	ID4	ID3	ID2	ID1	ID0
NEW CARD					H L
CARD BUS					H L
CCFL Panel					H L
LED Panel					H L
W/ G-SENSOR					H L
W/O G-SENSOR					H L
W/ TV					H L
W/O TV					H L
W/ HDMI					H L
W/O HDMI					H L





Quanta Computer Inc.
PROJECT : BL5M Montevina


Size Document Number CLK_GEN/ CK505 Rev 1A

Date: Monday, March 17, 2008 Sheet 16 of 37

CRT PORT









Reference	Description
IV@	INT VGA
EV@	EXT VGA
IHM@	INT HDMI
EV IV@	EV&IV diff. value




HALL SENSOR


CAMERA MODULE





VGA




USB




HDMI IC



EQUALIZATION SETTING		
EQ_0	EQ_1	EQUALIZATION
0	0	3dB
0	1	6dB
1	0	9dB
1	1	12dB




SATA ODD




~~11/02 Modify Footprint~~

10/15 Add




03/05 REV_3A Reserve R215,R212 fro EMI




10/25 Modify
11/01 Modify Footprint

TVOUT




09/20 REV_A1 Add HOLE32,HOLE33 for ESATA

2'nd SATA HDD




02/12 REV_3A Change footprint

SATA HDD



LED / WLAN SW


Quanta Computer Inc.

PROJECT : BL5M Montevideo


Document Number	Revisión
PATA/ODD/TV/LED	

LAN_MARVELL_88E8040/88E8055




BOM Option Table

Reference	Description
40@	10/100 : 88E8040
55@	GIGA : 88E8055
55_72@	GIGA : 88E8072


10/100 : 88E8040 P/N : AL008040001
 GIGA : 88E8055 P/N : AJ080550000
 GIGA : 88E8072 P/N : AL008072000




DELTA 10/100 : LFE8696-R P/N : DB0MA8LAN00
 H = 4mm GIGA : LFE9249-R P/N : DB0ZR1LAN11
 HWS 10/100 : HPL-4001B P/N : DB0SA1LAN01
 H = 4mm GIGA : HPL-5001-3 P/N : DBOZB1LAN12
 BOTHHAND 10/100 : TST1284 LF P/N : DB0KN7LAN24
 H = 4mm GIGA : GST5009 LF P/N : DBKN1NLAN03




MINI-Card I




Codec (CX20561)



INT SPK AMP




INT SPEAKER




Quanta Computer Inc.
PROJECT : BL5M Montevina

Size	Document Number	Rev
	Conexant CX205601	1A
Date:	Friday, March 21, 2008	Sheet 26 of 37


VR




MDC




FM Tuner






SYSTEM MIC






HP Amplifier








10/26 REV_A1 Add R64,R73,R176













OCP: 12.44A

$$(10u * PR35) / R_{dson} + \Delta I / 2 = I_{ocp}$$


$$R1 = (100 * V_{out} - R2) K$$

if tune Vout PR38 un-mount, PR156 PR165 mount





[illegible]



Power Distribution List

Power	Distribution
VCC_CORE	CPU
+5VPCU	ICH8M, RJ45/USB /B, USB/eSATA, Satellite LED, CIR
+3VPCU	RTC, HALL SENSOR, KB, TP/FP/LED /B, Power /B, Kill SW, EC, ID, SPI Flash, CIR
+1.5V	CPU, GMCH, ICH9M, Mini Card, New Card
+1.8VSUS	GMCH, DDR
+SMDDR_VREF	GMCH, DDR
+SMDDR_VTERM	DDR
+1.05V	CPU, CLK, Thermal Trip, GMCH, ICH8M
+5V_S5	ICH8M, G-SENSOR, Felica, USB/eSATA
+5V	CPU, ICH8M, VGA, Camera, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, TP/FP/LED /B, EC, Speaker, Headphone
+3V	CLK, CPU Thermal Monitor, FAN, GMCH, DDR, ICH8M, VGA, LCD/LED Panel, HALL SENSOR, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, Cardreader (OZ129T), Mini Card, KB, TP/FP/LED /B, RJ45/USB /B, Bluetooth, MMB, New Card, PC BEEP, EC, Codec (CX20561), VR, Headphone, MDC
+3V_S5	ICH8M, Mini Card, RJ45/USB /B, New Card
+3VSUS	ICH8M, FP
+1.8V	HDMI, Cardreader (OZ129T)
+1.25V	CLK, GMCH, ICH8M