

Compal Confidential

Fortworth20 EDW10 Schematic Document Intel Protability Processor with ATi RC300ML + IXP150


2004-05-26

REV: 1.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title			
Cover Sheet			
Size B	Document Number LA-2301		Rev 1.0
Date:	Tuesday, May 18, 2004		Sheet 1 of 48

Model Name : Fortworth 20
File Name : LA-2301 Rev: 0.1



Voltage Rails

Power Plane	Description	S0-S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+CPU_VID	1.2V rail for Processor VID	ON	OFF	OFF
+1.25VS	1.25V switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VALW	2.5V always on power rail	ON	ON*	ON*
+2.5V	2.5V power rail	ON	ON	OFF
+2.5VS	2.5V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V	3.3V power rail	ON	ON	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5V	5V power rail	ON	ON	OFF
+5VS	5V switched power rail	ON	OFF	OFF
+12VALW	12V always on power rail	ON	ON	ON*
RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

DEVICE	IDSEL #	REQ/GNT #	PIRQ
NB Internal VGA	N/A	N/A	A
1394	AD16	0	A
LAN	AD19	1	D
CARD BUS	AD20	2	A
5 in 1	AD20	2	B
Mini-PCI	AD18	3	C/D

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b	ADM1032	1001 100X b
EEPROM(24C16)	1010 000X b	ALC250	0000 000X b

EC SM Bus2 address


I2C / SMBUS ADDRESSING


DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 1 X
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 X


Board ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra	100K +/- 5%			
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	









Layout note :
Place close to CPU power and ground pin as possible (<1inch)

Sanyo : SGA27221300 (220uF, 13m Ohm)



Compal Electronics, Inc.

Title		
CPU Decoupling		
Size B	Document Number	Rev 1.0
LA-2301		
Date:	Tuesday, May 18, 2004	Sheet 6 of 48

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

12,19 A_AD[0..31] A AD[0..31]
19 A_CBE#[0..3] A CBE#[0..3]

A AD0 AK5 ALINK_AD0
A AD1 AJ5 ALINK_AD1
A AD2 AJ4 ALINK_AD2
A AD3 AH4 ALINK_AD3
A AD4 AJ2 ALINK_AD4
A AD5 AJ2 ALINK_AD5
A AD6 AH2 ALINK_AD6
A AD7 AH1 ALINK_AD7
A AD8 AG2 ALINK_AD8
A AD9 AG1 ALINK_AD9
A AD10 AG3 ALINK_AD10
A AD11 AF3 ALINK_AD11
A AD12 AF1 ALINK_AD12
A AD13 AF2 ALINK_AD13
A AD14 AF4 ALINK_AD14
A AD15 AE3 ALINK_AD15
A AD16 AE4 ALINK_AD16
A AD17 AE5 ALINK_AD17
A AD18 AE6 ALINK_AD18
A AD19 AC2 ALINK_AD19
A AD20 AC4 ALINK_AD20
A AD21 AB3 ALINK_AD21
A AD22 AB2 ALINK_AD22
A AD23 AB5 ALINK_AD23
A AD24 AB6 ALINK_AD24
A AD25 AA2 ALINK_AD25
A AD26 AA4 ALINK_AD26
A AD27 AA5 ALINK_AD27
A AD28 AA6 ALINK_AD28
A AD29 Y3 ALINK_AD29
A AD30 Y5 ALINK_AD30
A AD31 Y6 ALINK_AD31

A CBE#0 AG4 ALINK_CBE#0
A CBE#1 AE2 ALINK_CBE#1
A CBE#2 AC3 ALINK_CBE#2
A CBE#3 AA3 ALINK_CBE#3

12,19 A_PAR A PAR AD5 PCI_PAR/ALINK_NC
19 A_STROBE# A STROBE# AC6 PCI_FRAME#/ALINK_STROBE#
19 A_ACAT# A ACAT# AC5 PCI_IRDY#/ALINK_ACAT#
19 A_END# A END# AD2 PCI_TRDY#/ALINK_END#
19,24,27 PCI_PIRQA# A DEVSEL# W4 ALINK_DEVSEL#
19 A_DEVSEL# A OFF# AD6 PCI_STOP#/ALINK_OFF#
19 A_OFF#
19 A_SREQ# A SBREQ# W5 ALINK_SBREQ#
19 A_SBGNT# A SBGNT# W6 ALINK_SBGNT#

+3VS 1 2 R659 V5
8.2K_0402_5% V6

AGP2_GNT#/AGP3_GNT
AGP2_REQ#/AGP3_REQ

AGP8X_DET# M5
AGPREF 4X J6

AGP_VREF/TMDS_VREF

AGP_COMP J5

+1.5VS 1 2 R660
0.1U_0402_10V6K
@52.3_0603_1%
+3VS 1 2 R663
1K_0603_1%
@47K_0402

AGP8X_DET#

AGP_COMP

CHS-216(GP9050A21_BGA718)

PART 3 OF 6

PCI Bus 0 / A-Link I/F
PCI BUS 1 / AGP Bus (GPIO, TMD5, ZVPort)

AGP_AD0/TMD2_HSYNC Y2
AGP_AD1/TMD2_VSYNC W3
AGP_AD2/TMD2_D1 W2
AGP_AD3/TMD2_D0 V2
AGP_AD4/TMD2_D3 V1
AGP_AD5/TMD2_D2 U1
AGP_AD6/TMD2_D5 U3
AGP_AD7/TMD2_D4 T2
AGP_AD8/TMD2_D6 R2
AGP_AD9/TMD2_D9 R2
AGP_AD10/TMD2_D8 P2
AGP_AD11/TMD2_D11 N3
AGP_AD12/TMD2_D10 N2
AGP_AD13 M3
AGP_AD14 M2
AGP_AD15 L2
AGP_AD16/TMD1_VSYNC L1
AGP_AD17/TMD1_HSYNC K3
AGP_AD18/TMD1_DE K2
AGP_AD19/TMD1_D0 J3
AGP_AD20/TMD1_D1 J2
AGP_AD21/TMD1_D2 J1
AGP_AD22/TMD1_D3 H3
AGP_AD23/TMD1_D4 H2
AGP_AD24/TMD1_D7 G3
AGP_AD25/TMD1_D6 F3
AGP_AD26/TMD1_D9 F2
AGP_AD27/TMD1_D8 E3
AGP_AD28/TMD1_D11 E2
AGP_AD29/TMD1_D10 E1
AGP_AD30/TMD5_HPD D2
AGP_AD31


AGP2_SBSTB/AGP3_SBSTB/NC/LVDS_BLN E5
AGP2_SBSTB/AGP3_SBSTB/NC/ENA_BL E6
AGP2_ADSTB0/AGP3_ADSTB0/TMD2_CLK# T3
AGP2_ADSTB0/AGP3_ADSTB0/TMD2_CLK# U2
AGP2_ADSTB1/AGP3_ADSTB1/TMD1_CLK# G3
AGP2_ADSTB1/AGP3_ADSTB1/TMD1_CLK# H2

AGP2_CBE#0/AGP3_CBE0/TMD2_D7 R3
AGP2_CBE#1/AGP3_CBE1/TMD2_DE M1
AGP2_CBE#2/AGP3_CBE2 L3
AGP2_CBE#3/AGP3_CBE3/TMD1_D5 H1

AGP2_IRDY#/AGP3_IRDY/GPIO8/I2C_CLK P5
AGP2_TRDY#/AGP3_TRDY/TMD5_DVI_CLK R6
AGP2_STOP#/AGP3_STOP/GPIO10/DDC_DATA T6
AGP_PAR T5
AGP2_FRAME#/AGP3_FRAME/TMD5_DVI_DATA R5
AGP2_DEVSEL#/AGP3_DEVSEL/GPIO9/I2C_DATA C1
AGP2_PIPE#/AGP3_DBI_HI C1
AGP2_NC/AGP3_DBI_LO D3
AGP2_RBF#/AGP3_RBF N6
AGP2_WBF#/AGP3_WBF N5

AGP2_SBA0/AGP3_SBA#0/GPIO0/VDDC_CNTL0 C3
AGP2_SBA1/AGP3_SBA#1/GPIO1/VDDC_CNTL1 C2
AGP2_SBA2/AGP3_SBA#2/GPIO2/LVDS_BLN# D4
AGP2_SBA3/AGP3_SBA#3/GPIO3/LVDS_DIGON E6
AGP2_SBA4/AGP3_SBA#4/GPIO4/STP_AGP# E5
AGP2_SBA5/AGP3_SBA#5/GPIO5/AGP_BUSY# G6
AGP2_SBA6/AGP3_SBA#6/GPIO6/LVDS_SSOUT1 G5
AGP2_SBA7/AGP3_SBA#7/GPIO7/LVDS_SSIN

AGP_ST0 L6
AGP_ST1 M6
AGP_ST2 L5




Note: PLACE CLOSE TO U2 (NB RC300M)


Close to Pin J6

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.		
Title ATI RC300ML-A-LINK/AGP(2/5)		
Size Custom	Document Number LA-2301	Rev 1.0
Date: Tuesday, May 18, 2004	Sheet 8	of 48



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




TV-OUT CONN.



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
Title			
ATI RC300ML-VEDIO(4/5)			
Size	Document Number		Rev
B	LA-2301		1.0
Date:	Tuesday, May 18, 2004	Sheet	10 of 48



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

A_CBE#[0..3] A_CBE#[0..3] 8,19


8,19 A_AD[0..31] A_AD[0..31]



A_AD[31..30] : FSB CLK SPEED

DEFAULT: 01


00: 100 MHZ
01: 133 MHZ
10: 200MHZ
11:166 MHZ



A_AD29: STRAP CONFIGURATION

DEFAULT:1


0: REDUCEDE SET
1: FULL SET(internal Pull high)



A_AD28: SPREAD SPECTRUM ENABLE

DEFAULT:0


0: DISABLE
1: ENABLE



A_AD27: FrcShortReset#

DEFAULT: 1

0: TEST MODE
1: NORMAL
MODE



A_AD26 : ENABLE IOQ

DEFAULT: 1


0: IOQ=1
1:
IOQ=12



A_AD24 : MOBILE CPU SELECT

DEFAULT: 1


0: BANIAS CPU
1: OTHER CPU



A_AD23 : CLOCK BYPASS DISABLE

DEFAULT: 1


0: TEST MODE
1: NORMAL(internal Pull high)



A_AD22 : OSC PAD OUTPUT PCICLK

DEFAULT : 1


0:PCICLK OUT
1: OSC CLK OUT



A_AD21 : AUTO_CAL ENABLE

DEFAULT : 1


0: DISABLE
1: ENABLE



A_AD20 : INTERNAL CLK GEN ENABLE

DEFAULT : 0


0: DISABLE
1: ENABLE



A_AD18 : ENABLE PHASE CALIBRATION

DEFAULT: 0


0: DISABLE
1:ENABLE



A_AD25/A_AD17 : CPU VOLTAGE[1..0]

DEFAULT: 0


00: 1.05V
01: 1.35V
11: 1.75V
10: 1.45V



A_AD25/A_AD17 : CPU VOLTAGE[1..0]

DEFAULT: 10

AD25=1 DESTOP CPU
AD25=0 MOBILE CPU
AD17 - -DON'T CARE
10: 1.45V




PAR: EXTENDED DEBUG MODE

DEFAULT : 1

0: DEBUG MODE
1: NORMAL

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title		ATi RC300ML-SYS. CONFIG.	
Size	Document Number	Rev	
B	LA-2301	1.0	
Date:	Tuesday, May 18, 2004	Sheet	12 of 48































Layout note

Place these resistor
close by DIMM0,
all trace length
Max=1.4"








THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title		
DDR-SODIMM SLOT0		
Size		
Document Number		Rev
LA-2301		1.0
Date:	Tuesday, May 18, 2004	Sheet 13 of 48



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title DDR(256Mb)X4-TOP		
Size B	Document Number LA-2331	Rev 1.0
Date Tuesday, May 18, 2004	Sheet 14	of 48








Compal Electronics, Inc.			
Title	DDR(256Mb)X4-BTN		
Size	Document Number	Rev	
B	LA-2331	1.0	
Date:	Tuesday, May 18, 2004	Sheet	15 of 48

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

9,13,14,15 DDR_SMA[0..13]  DDR_SMA[0..13]
9,13,14,15 DDR_SCKE[0..3]  DDR_SCKE[0..3]




9,13,14 DDR_DQ[0..63]  DDR_DQ[0..63]
9,13,14 DDR_DQS[0..7]  DDR_DQS[0..7]


9,13,14 DDR_DM[0..7]  DDR_DM[0..7]







THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title		
DDR-SODIMM Decoupling		
Size	Document Number	Rev
B	LA-2301	1.0
Date:	Tuesday, May 18, 2004	Sheet 16 of 48







CRT Connector

















Compal Electronics, Inc.			
Title			
LVDS, CRT& TV CONN			
Size	Document Number	Rev	
B	LA-2301	1.0	
Date:	Wednesday, May 26, 2004	Sheet	18 of 48

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.








POWER


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title			
IXP150(3/4) - PWR			
Size	Document Number	Rev	
	L.A-2301	1.0	
Date:	Wednesday, May 26, 2004	Sheet	21 of 48






REQUIRED SYSTEM STRAPS

	PWR_STRP	IGN DEBUG EEDO	EECK	AC_SYNC	AC_SDOUT	SPDIF_OUT	SPEEDSTEP CPU_STP#	FREQLTCH TX_EN	ETHERNET TXD[3:0]	32KHZ_S5
STRAP HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	ROM ON PCI BUS	INIT ACTIVE HIGH	33MHz NB BUS	SIO 24MHz	ENABLE SPEED STEP	DISABLE CPU FREQ SETTING DEFAULT	PROCESSOR FREQ MULTIPLIER	32KHZ OUTPUT FROM SB200 (INT RTC) DEFAULT
STRAP LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	ROM ON LPC BUS DEFAULT	INIT ACTIVE LOW (PIII) DEFAULT	HI SPEED A-LINK DEFAULT	SIO 48MHz DEFAULT	DISABLE SPEED STEP DEFAULT	ENABLE CPU FREQSETTING		32KHZ INPUT TO SB200 (EXT RTC)






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

HDD Connector



Net width should be 60mil wide

CD-ROM Connector




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.








Compal Electronics, Inc.

IDE/CDROM CONN.





Size B	Document Number LA-2301	Rev 1.0
Date: Tuesday, May 18, 2004		Sheet 23 of 48



CardBus Socket




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title			
USB/PCI-Debug			
Size	Document Number	Rev	
B	LA-2301	1.0	
Date:	Tuesday, May 18, 2004	Sheet	29 of 48


AC97 Codec




System Sound







MDC Connector



Direct CD CTL



Audio AMP




Compal Electronics, Ltd.

Audio AMP & JACK



Title	Document Number	Rev
LA-2301	1.0	
Date: Tuesday, May 18, 2004	Sheet 31 of 48	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





Regulator for AMP





SUPER I/O SMsC LPC47N217



Serial Port for Debug



Parallel Port




FIR Module

```

L: R POP; FIR Enable
H: R De-POPFIR Disable


```



Compal Electronics, Ltd.

LPC-Super I/O


Size	Document Number	Rev
Custom	LA-2301	1.0
Date:	Tuesday, May 18, 2004	Sheet 32 of 48



Extension IO



System BIOS



Compal Electronics, Ltd.			
Title	BIOS & Ext.I/O		
Size	Document Number	Rev	
Custom	LA-2301	1.0	
Date:	Tuesday, May 18, 2004	Sheet	34 of 48

[illegible][illegible]

The schematic diagram shows the RTCC module. It includes a component labeled ML1220T13RE, which is a dual in-line package (DIP) with two pins. The positive pin is connected to +RTCBATT, and the negative pin is connected to ground. A component labeled BAS40-04_SOT23 is a four-pin package. The positive pin is connected to +RTCBATT, and the negative pin is connected to ground. A component labeled C618 is a capacitor with a value of 0.1uF, connected between +RTCBATT and ground. The component is labeled 0.1uF_0402_16V4Z.

Schematic diagram of the LED driver circuit. It shows a 5V supply connected to a resistor R615 (300 Ohms, 0402, 50%) in series with a diode D42 (HT-191UYG-DT_GRN_0603). The output of the diode is connected to the HDD_LED# pin 33.

WL_LED

+5V

1 2 2 1

R616 300_0402_5%

D43 HT-110UD_1204

WL_LED# 34

5IN1_LED

+3VS

1 2 2 1

R639 120_0402_5%


D47 HT-110UYG-CT_YEL/GRN

5IN1_LED# 24

Schematic diagram of the LED driver circuit. A +3VS supply is connected to a resistor R639 (120 Ohms, 5% tolerance) in series with a diode D47 (HT-110UYG-CT_YEL/GRN). The diode is connected to the 5IN1_LED# 24 pin.

Compal Electronics, Ltd.			
Title PWRGD/Fan/PWRBTN/TP/LID.			
Size	Document Number		Rev
Custom	LA-2301		1.0
Date:	Tuesday, May 18, 2004	Sheet	35 of 48


Battery mode Hibernation




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Ltd.			
ScrewHole			
Title	Document Number	Rev	
Size	LA-2301	1.0	
Date	Tuesday, May 18, 2004	Sheet	36 of 48


Add for EMI



+2.5V To +2.5VS Transfer




+2.5V & +2.5VS Discharge




**+3VALW AND +2.5VALW MUST RISING SAME TIME
+1.5V MUST DELAY AFTER +2.5V**


+3VALW To +3V Transfer




+3VALW To +3VS Transfer




+3V & +3VS Discharge




+5VALW To +5V Transfer




+5VALW To +5VS Transfer



+5V & +5VS Discharge




+1.5VS Discharge




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.



Title			DC-DC Circuit Interface
Size	Document Number	Rev	
B	LA-2301	1.0	
Date:	Friday, May 28, 2004	Sheet	37 of 48



PH1 under CPU botten side :
CPU thermal protection at 84 degree C
Recovery at 45 degree C





PH2 near main Battery CONN :
BAT. thermal protection at 79 degree C
Recovery at 45 degree C



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.			
Title			
BATTERY CONN/OTP			
Size	Document Number	Rev	
	LA-2331	1.0	
Date:	Tuesday, May 18, 2004	Sheet	39 of 48









THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title		5V/3.3V/12V	
Size	Document Number		Rev
	LA-2331		1.0
Date:	Tuesday, May 18, 2004	Sheet	41 of 48




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
Title		2.5V/1.5V	
Size	Document Number	LA-2331	
Date:	Tuesday, May 18, 2004	Sheet	42 of 48
		Rev	1.0



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
Title		1.8V/1.25V/PROCHOT	
Size	Document Number	Rev	
	LA-2331	1.0	
Date:	Tuesday, May 18, 2004	Sheet	43 of 48





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title		
CPU_CORE (2)		
Size	Document Number	Rev
		1.0
Date:	Tuesday, May 18, 2004	Sheet 45 of 48



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title		
CPU_CORE (2)		
Size	Document Number	Rev
		1.0
Date:	Tuesday, May 18, 2004	Sheet 46 of 48

REV 0.2																							
Date	Page	Description	Location																				
03/10	P.14,15	Add 16 Cap in on board DDR chip VDD pin	ADD C775 ~ C790																				
03/10	P.18	Del L9 & change L8 to bead for EMI	DEL L9 Change L8 to Bead																				
03/15	P.19	Redefine On board DDR strap pin	DEL R643, R646																				
03/15	P.21	Change SB +2.5valw power design	DEL R641 ADD Q60,D72																				
03/15	P.25	Change 5 In 1 connector	Change JP9																				
03/15	P.32	Add Parallel Port detect strap pin	ADD R817																				
03/15	P.27	Change 1394 connector footprint	NONE																				
03/16	P.33	Change EC SMBus2 pull high plwer plan from +5VALW to +3V	NONE																				
03/16	P.36	Add Battery Hibernation circuit	ADD U54,Q61 ~ Q64,U53,D75,D74,R822,R823 ~ R827,C791, C794,C792, C793,R820,R821																				
REV 0.3																							
04/5	P.23	Change ODD Conn. layout																					
04/6	P.23	Del pull high resistor in SIO for with FIR & LPT	Unmount R535,R816																				
04/6	P.24	Add SMWP# Pull Low	Add R831																				
04/6	P.24	Add SDDA0~SDDA3 pull low	Add R833																				
04/12	P.30;31	Change SWDJ design	DEL R481,R486,R487,R463,R464,L24																				
04/12	P.30;31	Change SWDJ design	Add Q23,U34,C552,C555,R510,R503,R504,R507,R509,R512,R513,R514,R515,L25,R718																				
REV 0.4																							
04/22	P.35	Swap FAN1 & FAN2																					
04/22	P.33	change SMBUS2 pull high from +3V to +5VALW																					
04/22	P.25	Change XDBSY# power plan from +3VS to +5in VCC																					
04/22	P.25	Change SD_CLK damping value	Change R398 from 33ohm to 0ohm																				
04/29	P.20	For EMI request	Change USB 48MHZ R309 from 0 to 33																				
04/29	P.29	For EMI request	Add C828,C829,C830,C831,C832,C833																				
04/29	P.34	For EMI request	Add R838,R839,R840,R841,R842 Add R843,R844,R845,R846,R847 with Bead C834,C835,C836,C837,C838,C839,C840,C841,C842,C843																				
04/29	P.29	For POWER request	Add R850,C844																				
05/03	P.25	Change 5 in 1 design	Del R391,R392,R397,R399,R400,R401,R403,R413 Change R415,R407 FROM 43K TO 10K Change R411,R831 FROM 43K TO 2.2K Change R409 FROM 2.2K TO 10K Change R418 FROM 10K TO 43K																				
05/03	P.29	ADD CODEC DISABLE PULL HIGH	Add R853																				
05/03	P.29	LCD power up soft start	Change R246 from 150k to 200k & add C272																				
05/03	P.29	Change USB power switch	Change U55,U30 to G528																				
05/03	P.24	Change SM_CD# deaign	Add R852																				
05/03	P.25	Del PCMCIA 12V Cap	Del C408																				
05/06	P.20	Change USB 12.4K to 12K to improve USB signal quality	Change R311 from 12.4K to 12K																				
REV 1.0																							
05/06	P.25	Reserve Q65 and C845 and change C823 to 1206 size																					
05/16	P.25	Change Audio CLK from CLK GEN to Crystal	Add X6,C518,C519 Del R471,R485,R219																				
05/26	P.21	Change R324 from 100 ohm to 1k ohm solve ODD noice issue																					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.																							
			<table><tr><td colspan="3">Title</td><td>Compal Electronics, Ltd.</td></tr><tr><td colspan="3"></td><td>PIR</td></tr><tr><td>Size</td><td colspan="2">Document Number</td><td>Rev</td></tr><tr><td>Cust</td><td colspan="2">LA-2301</td><td>I.0</td></tr><tr><td>Date:</td><td>Wednesday, May 26, 2004</td><td>Sheet</td><td>47 of 48</td></tr></table>	Title			Compal Electronics, Ltd.				PIR	Size	Document Number		Rev	Cust	LA-2301		I.0	Date:	Wednesday, May 26, 2004	Sheet	47 of 48
Title			Compal Electronics, Ltd.																				
			PIR																				
Size	Document Number		Rev																				
Cust	LA-2301		I.0																				
Date:	Wednesday, May 26, 2004	Sheet	47 of 48																				

PWR PIR LIST

EVT2

page	Reason for change	Modify list
45	Change material for ME limit	Change PC101 from 220U_25V(10X10.5) to 100U_25V(6.3X7.7)
45,46	For CPU transient and loadline	Change PR145,PR149,PR153,PR157 from 34.8K to 39.2K Change PR130 from 340K to 681K
45,46	Change material's tolerance	Change PC103,PC109,PC115,PC121 from Y5V to X7R
45,46	Intersil suggest	Add PD27,Pd28,PD29,PD30(SSM14) Add PC126,PC127,PC128,PC129(3300P)
Create 90W BOM		
38,42,43	Add bead for EMI require	Add PL14,PL15,PL16,PL17,PL18
38	Modify ACIN detect signal	Change PR3 from 88.7K to 84.5K Change PR5 from 15.4K to 22K Change PR48 from 150K_5% to 47K_5%
41	Adjust 3.3V and 5V OCP	Change PR76 from 1.27K to 1.87K Change PR77 from 1.27K to 3.74K Change PR82 from 620 to 1.24K Change PR74 from 1.54K to 1.27K Change PR84 from 698 to 1.82K
42	Add 2.5V delay for HW require	Change PR158 from 0 to 68K Add 0.1u at PC123
42	Modify 1.5V OCP point	Change PR97 from 3.32K to 2.8K Change PL8 from 5u to 3u
42	Add 1.5V delay for HW require	Change PR159 from 0 to 33K Add 0.1u at PC124
45	Add CAP at CPU_CORE input for EMI	Add 1000P at PC132,PC133 Add 820P at PC134,PC135
42,43	Delete bead for EMI	Delete PL14~PL18 and change to jumper

DVT

45	Change CPU_CORE input CAP	Delete PC101 Add 220U_25V(10X10.5) at PC130,131
45,46	Add 2.2 ohm at CPU_CORE driver's boost for EMI	Change PR142,PR146,PR150,PR154 to 2.2_0603_1%
38,39	Change to common parts	Change PC7 to 0.1U_0805_25V change PC17,PC19 to 0.22U_0805_16V

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY NOTE TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title		
EDW10 PIR LIST		
Size	Document Number	Rev
B	FortWorth 20	1.0
Date:	Tuesday, May 18, 2004	Sheet 48 of 48