W06N Block Diagram



SYSTEM DC/DC MAX1999 40	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3V_S5 5V_AUX 3D3V_AUX

SYSTEM DC/DC MAX1845 38	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D5V_S0

Maxim 8550 39	
DCBATOUT	1D8V_S3 0D9V_S0

MAXIM CHARGER MAX1645B DB	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 4.0A 5V_AUX 5V 100mA

CPU DC/DC SC452 37	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 27A

SYSTEM DC/DC MAX1993 DB (external VGA Core)	
INPUTS	OUTPUTS
DCBATOUT	1D2V_S0

PCB LAYER

L1: Signal 1
L2: GND
L3: Signal 2
L4: Signal 3
L5: VCC
L6: Signal 4

FOXCONN®

FOXCONN ND2

Title: Block Diagram		
Size: A3	Document Number: <Doc> W06N	Rev: SA
Date: Saturday, February 19, 2005	Sheet 1 of 44	

Calistoga Strapping Signals and Configuration

page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 Others = Reversed
CFG[3:4]	Reversed	
CFG5	DMI x2 Select	0 = DMI x2 **1 = DMI x4** (Default)
CFG6	NB strap	0 = Moby Dick 1 = Calistoga (Default)
CFG7	CPU Strap	0= Reserved **1=Mobility** (Default)
CFG8	Reversed	
CFG9	PCI Express Graphics Lane reverse option for layout convenience	0=Reverse Lanes 1=Normal Operation (Default)
CFG10	Reversed	
CFG11	Reversed	
CFG[13:12]	Reversed Reversed	
CFG[14:15]	Reversed Reversed	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled **1 = Dynamic ODT Enabled** (Default)
CFG17	Reversed	
CFG18	GMCH core VCC Select	**0 = 1.05V** (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	**0 = Normal**(Default) 1 = Lanes Reversal
CFG20	0= Only SDVO or PCIEx1 is operational (default) **1= SDVO and PCIE x1 are operating simultaneously via the PEG port**	
SDVO CRTL_DATA	SDVO Present	**0 = No SDVO device present** 1= SDVO device present (Default)

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWORK In signal.

ICS954226 Spread Spectrum Select

page 3

Byte 6b7	Byte 6b6	byte 6b5	Byte 6b4	Spread Mode	Spread Amount%	Pin17/18 Mhz	
1	0	0	0	Down	0.8	100	
1	0	0	1	Down	1.25	100	
1	0	1	0	Down	1.75	100	
1	0	1	1	Down	2.5	100	
1	1	0	0	Center	+-0.3	100	(Default)
1	1	0	1	Center	+-0.5	100	
1	1	1	0	Center	+-0.8	100	
1	1	1	1	Center	+-1.25	100	

PCI Routing

	IDSEL	IRQ	REQ/GNT
CB810	25	E	0
MiniPCI	21	G	1
LAN	23	F	2
1394	19	E	3

ICH7-M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm

KBC Hardware Strap

PinNumber	PinName	Function
125	A1	High:Enable the internal pull-up resistors on XIOCS [F:0] pins Low:Disable the internal pull-up resistors on XIOCS [F:0]
128	A4	High: Diasble DMPP(Recommended) Low : Enable DMPP
131	A5	High:Enable EMWB(Recommended for application using shared BIOS Low:Disable EMWB
11	GPIO05	High:Test Mode Low:32KHz clock in normal running(Recommend)
12	GPIO06	High:Test Mode(KSOUT0~15 become DPLL internal data outputs, KSO16 becomes internal power-on reset output Low:Normal operation(Recommended)
105	GPIO20	High:Normal operation(Recommended) Low:Enable ISP mode during which the RD#,WR#,MEMSEL#,A[20:0] andD[7:0}will be controlled by ISP COntriller

ICH7-M Integrated Pull-up and Pull-down Resistors

ICH7-M EDS 16971 1.0V1

EE_DIN,EE_DOUT, GNT[3:0] GNT[4]#/GPO[48], GNT[5]#/GPO[17], GNT[6]#/GPO[16], GPIO[25] LAD[3:0]#/FB[3:0]#, LAN_RXD[2:0], LDRQ[0], LDRQ[1]/GPI[41],PME#, PWRBTN#, TP[3]	ICH7 internal 20K pull-ups
SATALED#	ICH7 internal 15K pull-ups
ACZ_BITCLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOUT, ACZ_SYNC, DPRSTP# DPRSLPVR, EE_CS,SPKR,SPI_ARB, SPI_CLK,	ICH7 internal 20K pull-downs
USB[7:0][P,N]	ICH7 internal 15K pull-downs
DD[7], DDREQ	ICH7 internal 11.5K pull-downs
LAN_CLK	ICH7 internal 100K pull-downs

ICH7-M Strapping Options

INVTVRMEN	This signal enables the internal VccSus1_5V suspend regulator when connected to VccRTC. When connected to GND, the internal regulator is disabled. To enable internla VccSus1_5V VRM pull signal to VccRTC via 330Kohm
SPKR	The signal has a weak internal pull-down. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (ICH7M will disable the TCO Timer system reboot feature). The status of this strap is readable via the NO REBOOT bit. NOTE: Please refer to ICH7M EDS Rev0.5 (or latest) for all ICH7M Strap details.

Pin Name	Strap Description	Configuration
GNT3#	Top-Block Swap Override	Internal Pull-up for top-block swap mode.
LINKALERT#	Reversed	
SPKR	No Reboot	Internal pull-down to indicate system is strapped to the no reboot more.
INTVRMEN	VccSus1_05 VRM Enable/Disable.	0 = Disable (Default) 1 = Enable
GPIO25	Reserved	
EE_CS	Reversed	
GNT5# /GPIO17#. GNT4# /GPIO48.	Boot BIOS Destination Selection	01 = SPI 10 = PCI 11 = LPC (Default)
EE_DOUT	Reversed	
ACZ_SDOUT	XOR Chain Entrance	0 = Allow XOR Testing (Default) 1 = Not Allow
ACZ_SYNC	PCI-E Port CFG Bit 0	Reversed
GPIO16/ DPRSLPVR	Reversed	
SATALED#	Reversed	
REQ[4:1]#	XOR Chain Selection	Not available in Datasheet Yet
TP3	XOR Chain Entrance	Not available in Datasheet Yet

FOXCONN®

FOXCONN ND2

Title: Table of content

Size: A3 | Document Number: <Doc> W06N | Rev: SA

Date: Saturday, February 19, 2005 | Sheet 2 of 44


ITP_EN SS_SEL
0=PCIEX_6 0=LCDCLK
1=CPU_2_ITP 1=PCIEX/free running 3.3V PCI clock output
U3
ICS954226
H/L: 100/96MHz
H/L : CPU_ITP/SRC7
*internal Pull-Up resistors
**internal Pull-Down resistor
EMI capacitor
FS_A FS_B FS_C
FS_A FS_C CPU
266M
133M (Default)
200M
166M
333M
100M
400M
200M
FOXCONN®
FOXCONN ND2
Title
Clock Generator
Size A3
Document Number <Doc>
W06N
Rev SA
Date: Saturday, February 19, 2005
Sheet 3 of 44



FOXCONN®

FOXCONN ND2

Title	CPU(1/2)		
Size A3	Document Number <Doc> W06N		Rev SA
Date: Monday, February 21, 2005	Sheet 4 of 44		


VCC_CORE_S0
U40C
Yonah Ball-out Rev 1.0
1D05V_S0
1D5V_VCCA_S0
3D3V_S0
U11
SHDN#
GND
IN
SET
OUT
G913C
I max = 120 mA
BC32 22pF C0402 50V, NPO, +/-5%
R170 11K +/-1% R0402
R176 49.9K +/-1% R0603
BC33 1uF C0603 10V, Y5V, +80%/-20%
BC29 1uF C0603 10V, Y5V, +80%/-20%
Place these and dummy 12K7R3F for 1D8V_VCCA_S0
12.7K 1.56V
11K 1.52V
C221 10nF C0402
C194 10uF 6.3V, X5R, +/-10% C0805
VCCA
VID[0]
VID[1]
VID[2]
VID[3]
VID[4]
VID[5]
VID[6]
H_VID0 38
H_VID1 38
H_VID2 38
H_VID3 38
H_VID4 38
H_VID5 38
H_VID6 38
R96 100 R0402 +/-1% DUMMY
VCCSENSE
VSSSENSE
R95 0 R0402 +/-5%
FB+ 38
R105 0 R0402 +/-5%
FB- 38
R106 100 R0402 +/-1% DUMMY
Layout Note:
VCCSENSE and VSSSENSE lines should be of equal length.
Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.
10V, X5R, +/-10%
TC8 150uF 6.3V, +/-20% CTX DUMMY
10V, Y5V, +80%/-20%
DUMMY DUMMY DUMMY DUMMY DUMMY
U40D
Yonah Ball-out Rev 1.0
FOXCONN®
FOXCONN ND2
Title
CPU(2/2)
Size A3
Document Number <Doc>
W06N
Rev SA
Date: Saturday, February 19, 2005
Sheet 5 of 44



FOXCONN®		
FOXCONN ND2		
Title	Calistoga (1 of 6)	
Size A3	Document Number <Doc> W06N	Rev SA
Date: Monday, February 21, 2005	Sheet 6 of 44	


When SDVO no use SDVOCTRL_DATA PL
U39B
RSVD
CFG
DDR MUXING
CLK
PM
MISC
NC
DMI
CALISTOGA_1p0
U39C
LVDS
PCI-EXPRESS GRAPHICS
TV
VGA
CALISTOGA_1p0
1D5V_PCIE_S0
DDR_VREF_S3
FOR DVI
Alviso will provide SDVO_CTRLCLK and CTRLDATA pulldowns on-die
for GM DVI function
When High 1K Ohm
When Low choice lower than 3.5K Ohm
CFG[19:18] have internal pull-down
CFG[17:3] have internal up
CFG[2:0] have no internal pull-up or pull-down
For pull high 1.05V 11/08
FOR CFG2 abnormal output 14.318Mhz
FOXCONN ND2
Calistoga (2 of 6)
W06N
Monday, February 21, 2005
Sheet 7 of 44



FOXCONN ND2

Title: Calistoga (3 of 6)

Size: Custom | Document Number: <Doc> W06N | Rev: SA

Date: Saturday, February 19, 2005 | Sheet 8 of 44


POWER
CALISTOGA_1p0
U39H
Route ASSATVBG gnd from GMCH to decoupling cap groung lead and then connect to the gnd plane
Layout Notes: VSSA_CRTDAC Route caps within 250mil of Alviso. Route FB within 3" of Alviso.
Route VSSA_CRTDAC gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane.
FOXCONN ND2
Title
Calistoga (4 of 6)
Size
Custom
Document Number
<Doc>
W06N
Rev
SA
Date: Monday, February 21, 2005
Sheet 9 of 44



FOXCONN®

FOXCONN ND2

Title: Calistoga (5 of 6)			
Size: A3	Document Number: <Doc> W06N		Rev: SA
Date: Saturday, February 19, 2005	Sheet 10 of 44		





FOXCONN®

FOXCONN ND2

Title	Calistoga (6 of 6)	
Size: A3	Document Number: <Doc> W06N	Rev: SA
Date: Saturday, February 19, 2005	Sheet 11 of 44	


CN6
DDR_SO-DIMM
Hi 9.2 mm
CN7
SO-DIMM_DDR II
Low5.2 mm
Place near DM1
Place near DM2
FOXCONN ND2
DDR SOCKET
W06N
Rev SA
Date: Saturday, February 19, 2005
Sheet 12 of 44

PARALLEL TERMINATION



Decoupling Capacitor



FOXCONN®

FOXCONN ND2

Title: DDR Termination Resistor		
Size: A3	Document Number: <Doc> W06N	Rev: SA
Date: Saturday, February 19, 2005	Sheet 13 of 44	



	GID1	GID0
X	LOW	HI
X	LOW	LOW
NV43M	HI	LOW

FOXCONN®

FOXCONN ND2

Title: External VGA Conn.

Size: Custom | Document Number: <Doc> W06N | Rev: SA

Date: Saturday, February 19, 2005 | Sheet 14 of 44

CRT I/F & CONNECTOR



Layout Note:
**** Must be a ground return path between this ground and the ground on the VGA connector.***
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



DDC_CLK & DATA level shift

Change VCC from 3.3V to 2.5V 10/27 03'

Hsync & Vsync level shift







5V @ ext. CRT side

TV OUT CONN



FOXCONN®

FOXCONN ND2

Title: CRT/TV		
Size: A3	Document Number: <Doc> W06N	Rev: SA
Date: Saturday, February 19, 2005	Sheet 15 of 44	


When use NV, and then dummy
2D5V_S0
R568
C455 0.1uF 10V, X7R, +/-10% C0402
C457 0.1uF 10V, X7R, +/-10% C0402
C456 0.1uF 10V, X7R, +/-10% C0402
C459 0.1uF 10V, X7R, +/-10% C0402
CH7307_AVDD
0 R0805 +/-5%
R595
C463 10uF 6.3V, Y5V, +80%/-20% C0805
C465 10uF 6.3V, Y5V, +80%/-20% C0805
C462 0.1uF 10V, X7R, +/-10% C0402
CH7307_DVDD
3D3V_S0
R594
C467 0.1uF C0402
C469 0.1uF C0402
C468 0.1uF C0402
CH7307_TVDD
R574
C461 0.1uF 10V, X5R, +/-10% C0402
C460 0.1uF C0402
CH7307_AVDDPLL
VENDOR SUGGEST
R584 4.7K +/-5% R0402 DUMMY
R581 4.7K +/-5% R0402 DUMMY
R579 2.2K +/-5% R0402
R576 2.2K +/-5% R0402
U42
CH7307B-DE
SDVOB_CTRLCLK
SDVOB_CTRLDATA
TMDS_SDA
TMDS_SCL
SDVOB_CLKN
SDVOB_CLKP
SDVOB_BN
SDVOB_BP
SDVOB_GN
SDVOB_GP
SDVOB_RN
SDVOB_RP
TMDS_HPD
CH7307_BSCAN
CH7307_VSWING
R585 10K +/-1% R0402
R586 1.21K +/-1% R0603
R578 10K +/-5% R0402
R577 100K +/-5% R0402 DUMMY
CH7307_AS
PCIRST1# 19,25,28,29,32
CH_TMDS_TXC-
CH_TMDS_TXC+
CH_TMDS_TX0-
CH_TMDS_TX0+
CH_TMDS_TX1-
CH_TMDS_TX1+
CH_TMDS_TX2-
CH_TMDS_TX2+
SDVOB_STALLP 7
SDVOB_STALLN 7
SDVOB_INTP 7
SDVOB_INTN 7
R582 10K +/-5% R0402
DVI_5V_S0
5V_S0
F1
F1210_1.1A
D9
CH751H-40
VENDOR SUGGEST
R270 10K +/-1% R0402 DUMMY
R271 10K +/-1% R0402 DUMMY
R115 8.2K +/-5% R0402
R117 8.2K +/-5% R0402
Q28 AO3400 DUMMY
Q27 AO3400 DUMMY
R245 0 R0402 +/-5%
R247 0 R0402 +/-5%
R244 0 R0402 +/-5%
R246 0 R0402 +/-5%
R250 0 R0402 +/-5%
R249 0 R0402 +/-5%
TMDSSCL
TMDSSDA
VGA_CLK
VGA_DAT
DVI_SCL
DVI_SDA
C255 100pF 50V, NPO, +/-5% C0402
C254 100pF 50V, NPO, +/-5% C0402
VENDOR SUGGEST
CN9
DVI-I-R
TMDS_TX2-
TMDS_TX2+
TMDS_TX1-
TMDS_TX1+
TMDS_TXC-
TMDS_TXC+
TMDS_TX0-
TMDS_TX0+
HOT PLUG DETECT
+5V POWER
R124 1K R0402 +/-5%
R120 1K R0402 +/-5%
R130 10K R0402 +/-1%
Q12 MMBT3904
Q13 MMBT3904
TMDS_HPD_1
TMDS_HPD 14
FOXCONN®
FOXCONN ND2
Title
DVI TRANSMITTER
Size A3
Document Number <Doc>
W06N
Rev SA
Date: Saturday, February 19, 2005
Sheet 16 of 44


WLANONLED#
3D3V_S0
U33
WLANONLED
NC7SZ32
Q36
DTC144EUA
802.11_LINK 29
802.11_ACT 29
R495 100K +/-5% R0402
R494 100K +/-5% R0402 DUMMY
DCBATOUT
Layout 40 mil
C389 10uF 25V, Y5V, +80%/-20% C1210
C394 1nF 50V, X7R, +/-10% C0402 DUMMY
C393 0.1uF 25V, X7R, +/-10% C0603
PWM from Alviso
PWM from KBC
7 LBKLT_CRTL
33 BRIGHTNESS_PWM
R490 0 DUMMY +/-5% R0402
R489 0 +/-5% R0402
BRIGHTNESS_PWM_1
C386 1nF
C0402 50V, X7R, +/-10%
CN1
EC_BLON
INV-CONN_LF
3D3V_S5
3D3V_S0
R482 330 +/-5% R0603
R481 330 +/-5% R0603
R480 330 +/-5% R0603
R475 330 +/-5% R0603
R476 330 +/-5% R0603
R477 330 +/-5% R0603
R478 330 +/-5% R0603
R479 330 +/-5% R0603
D36 LED-YG-0603
D35 LED-BLUE-0603
D34 LED-ORANGE-0603
D29 LED-ORANGE-0603
D30 LED-YG-0603
D31 LED-ORANGE-0603
D32 LED-YG-0603
D33 LED-YG-0603
PWR_LED#
BTONLED#
WLANONLED#
STBY_LED#
MEDIA_LED#
CHG_LED#
CAPS#
NUM#
LED / INVERTER
MEDIA_LED#
MEDIA_LED# 23
C342 1nF
C0402 50V, X7R, +/-10%
33 EC_BLON
24 BTONLED#
33 NUM#
33 CAPS#
33 CHG_LED#
33 STBY_LED#
33,43 PWR_LED#
BRIGHTNESS_PWM_1
PWR_LED#
AC
PWM
C238 C243 C242 C387 C250 C259 C281 C388
1nF C0402 50V, X7R, +/-10%
LCDVDD_S0
3D3V_S0
LCDVDD_S0
C1 5.6nF C0603 50V, X7R, +/-10%
SI3865_R1C1
U34
Si3865DV
SI3865_R2
Layout 40 mil
R493 100K R0402 +/-5%
LCDVDD_ON
BC97 1uF C0603
BC100 0.1uF C0402 16V, Y5V, +80%/-20%
BC99 1uF C0603
R498 47K R0402 +/-5%
14 ATI_LCDVDD_ON
7 GMCH_LCDVDD_ON
R497 0 R0402 +/-5% DUMMY
R496 +/-5%
1K R0402
10V, Y5V, +80%/-20%
C391 10uF C0805
C390 0.1uF C0402
C392 0.1uF
C0402
6.3V, X5R, +/-10%
16V, Y5V, +80%/-20%
LCD1
MH1
MH2
LVDS-CONN40P
7,14 LDDC_CLK
7,14 LDDC_DATA
3D3V_S0
C385 0.1uF 25V, Y5V, +80%/-20% C0603
TXACLK+ TXACLK- TXAOUT2+ TXAOUT2- TXAOUT1+ TXAOUT1- TXAOUT0+ TXAOUT0- TXBOUT0+ TXBOUT0- TXBOUT1+ TXBOUT1- TXBOUT2+ TXBOUT2- TXBCLK+ TXBCLK-
LCD CONN
TOP VIEW
LCD CONN
39 1 40 2
FOXCONN®
FOXCONN ND2
Title
LVDS / Inverter
Size A3
Document Number <Doc>
W06N
Rev SA
Date: Saturday, February 19, 2005
Sheet 17 of 44



FOXCONN ND2

Title	ICH7-M (1 of 4)	
Size A3	Document Number <Doc> W06N	Rev SA
Date: Saturday, February 19, 2005	Sheet 18 of 44	


ICH7 Pullups
PCI
Interrupt I/F
MISC
SMB
GPIO
Power MGT
SYS
PCI-Express
Direct Media Interface
USB
SPI
ICH7M REV 1.02 EDS
Intel #67725
Planar
ID(2,1,0)
SA: 0,0,0
SB: 0,0,1
SC: 0,1,0
SD: 0,1,1
H :GM L:PM
FOXCONN ND2
ICH7-M (2 of 4)
W06N
Saturday, February 19, 2005


Layout Note:
Place above caps within
100 mils of ICH near F27, P27, AB27
U20F
ICH7M REV 1.02 EDS
*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail
Layout Note:
Place near pin AA19
Layout Note:
IDE decoupling
Layout Note:
PCI decoupling
Layout Note:
Place near ICH6
Layout Note:
Distribute in PCI section
near pin A2-A6 near
Layout Note:
Place near AB3
Place within 100
mils of ICH pin
AG13, AG16
Place within 100
mils of ICH
pin AE1
Place within 100
mils of ICH
near pin AG9
Place within 100
mils of ICH
pin G10
Place within 100
near E26, E27
I max = 120 mA
Reserved
1D05V_S5 Voltage divider.
Resistor need to be fine tuned.
FOXCONN ND2
ICH7-M (3 of 4)
W06N
Rev SA
Saturday, February 19, 2005
Sheet 20 of 44

32K suspend clock output





PCIRST# 3V to 5V level shift for HDD & CDROM

SMBUS



Q14 & Q15 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance



A4	VSS[1]	VSS[98]	P28
A23	VSS[2]	VSS[99]	R1
B1	VSS[3]	VSS[100]	R11
B8	VSS[4]	VSS[101]	R12
B11	VSS[5]	VSS[102]	R13
B14	VSS[6]	VSS[103]	R14
B17	VSS[7]	VSS[104]	R15
B20	VSS[8]	VSS[105]	R16
B26	VSS[9]	VSS[106]	R17
B28	VSS[10]	VSS[107]	R18
C2	VSS[11]	VSS[108]	T6
C6	VSS[12]	VSS[109]	T12
C27	VSS[13]	VSS[110]	T13
D10	VSS[14]	VSS[111]	T14
D13	VSS[15]	VSS[112]	T15
D18	VSS[16]	VSS[113]	T16
D21	VSS[17]	VSS[114]	T17
D24	VSS[18]	VSS[115]	U4
E1	VSS[19]	VSS[116]	U12
E2	VSS[20]	VSS[117]	U13
E4	VSS[21]	VSS[118]	U14
E8	VSS[22]	VSS[119]	U15
E15	VSS[23]	VSS[120]	U16
F3	VSS[24]	VSS[121]	U17
F4	VSS[25]	VSS[122]	U24
F5	VSS[26]	VSS[123]	U25
F12	VSS[27]	VSS[124]	U26
F27	VSS[28]	VSS[125]	V2
F28	VSS[29]	VSS[126]	V13
G1	VSS[30]	VSS[127]	V15
G2	VSS[31]	VSS[128]	V24
G5	VSS[32]	VSS[129]	V27
G6	VSS[33]	VSS[130]	V28
G9	VSS[34]	VSS[131]	W6
G14	VSS[35]	VSS[132]	W24
G18	VSS[36]	VSS[133]	W25
G21	VSS[37]	VSS[134]	W26
G24	VSS[38]	VSS[135]	Y3
G25	VSS[39]	VSS[136]	Y24
G26	VSS[40]	VSS[137]	Y27
H3	VSS[41]	VSS[138]	Y28
H4	VSS[42]	VSS[139]	AA1
H5	VSS[43]	VSS[140]	AA24
H24	VSS[44]	VSS[141]	AA25
H27	VSS[45]	VSS[142]	AA26
H28	VSS[46]	VSS[143]	AB4
J1	VSS[47]	VSS[144]	AB6
J2	VSS[48]	VSS[145]	AB11
J5	VSS[49]	VSS[146]	AB14
J24	VSS[50]	VSS[147]	AB16
J25	VSS[51]	VSS[148]	AB19
J26	VSS[52]	VSS[149]	AB21
K24	VSS[53]	VSS[150]	AB24
K27	VSS[54]	VSS[151]	AB27
K28	VSS[55]	VSS[152]	AB28
L13	VSS[56]	VSS[153]	AC2
L15	VSS[57]	VSS[154]	AC5
L24	VSS[58]	VSS[155]	AC9
L25	VSS[59]	VSS[156]	AC11
L26	VSS[60]	VSS[157]	AD1
M3	VSS[61]	VSS[158]	AD3
M4	VSS[62]	VSS[159]	AD4
M5	VSS[63]	VSS[160]	AD7
M12	VSS[64]	VSS[161]	AD8
M13	VSS[65]	VSS[162]	AD11
M14	VSS[66]	VSS[163]	AD15
M15	VSS[67]	VSS[164]	AD19
M16	VSS[68]	VSS[165]	AD23
M17	VSS[69]	VSS[166]	AE2
M24	VSS[70]	VSS[167]	AE4
M27	VSS[71]	VSS[168]	AE8
M28	VSS[72]	VSS[169]	AE11
N1	VSS[73]	VSS[170]	AE13
N2	VSS[74]	VSS[171]	AE18
N5	VSS[75]	VSS[172]	AE21
N6	VSS[76]	VSS[173]	AE24
N11	VSS[77]	VSS[174]	AE25
N12	VSS[78]	VSS[175]	AF2
N13	VSS[79]	VSS[176]	AF4
N14	VSS[80]	VSS[177]	AF8
N15	VSS[81]	VSS[178]	AF11
N16	VSS[82]	VSS[179]	AF27
N17	VSS[83]	VSS[180]	AF28
N18	VSS[84]	VSS[181]	AG1
N24	VSS[85]	VSS[182]	AG3
N25	VSS[86]	VSS[183]	AG7
N26	VSS[87]	VSS[184]	AG11
P3	VSS[88]	VSS[185]	AG14
P4	VSS[89]	VSS[186]	AG17
P12	VSS[90]	VSS[187]	AG20
P13	VSS[91]	VSS[188]	AG25
P14	VSS[92]	VSS[189]	AH1
P15	VSS[93]	VSS[190]	AH3
P16	VSS[94]	VSS[191]	AH7
P17	VSS[95]	VSS[192]	AH12
P24	VSS[96]	VSS[193]	AH23
P27	VSS[97]	VSS[194]	AH27

FOXCONN®

FOXCONN ND2

Title: ICH7-M (4 of 4)

Size	Document Number	Rev
A3	<Doc> W06N	SA

Date: Saturday, February 19, 2005 Sheet 21 of 44

Put these two Caps near the thermal diode.



SYSTEM SENSOR



THERMDP1/DP2/THERMDN ON THE SAME LAYER
W/S = 10/5 MIL, 12 MIL AWAY FROM OTHERS
CAPS CLOSE TO G768B

HW thermal shut down tempature
setting 95 degree . Put Near CPU .

Reserve for G768B
works at High
Speed









HW thermal shut down tempature
setting 95 degree . Put Near CPU .

FOXCONN®

FOXCONN ND2

Title: Thermal/Fan Controllor		
Size: Custom	Document Number: <Doc> W02	Rev: SA
Date: Saturday, February 19, 2005	Sheet 22 of 44	

HDD Connector



CDROM







Check new card pin define





FOXCONN®

FOXCONN ND2

Title	SATA/CDROM/NEWCARD	
Size A3	Document Number <Doc> W02	Rev SA
Date: Saturday, February 19, 2005	Sheet 23 of 44	

MDC CONN



FOXCONN®

FOXCONN ND2

Title: MDC		
Size: A3	Document Number: <Doc> W02	Rev: SA
Date: Saturday, February 19, 2005	Sheet 24 of 44	


U22A
PCI
CB810-1
U22B
CARDBUS
CB810-1
U22C
CARDREADER/1394
CB810-1
CLK48_CARDBUS
PCLK_PCM
3D3V_S0
3D3V_CR_S0
FW-RESETN
B_ICH_PME#
CBUS_PME#
X5
X-24D576MHz
1394_TPBIAS0
FOXCONN ND2
Title
ENE CardBus 1/2
Size A3
Document Number <Doc>
W02
Rev SA
Date: Saturday, February 19, 2005
Sheet 25 of 44

Power switch



FOXCONN®

FOXCONN ND2

Title	ENE CardBus 2/2	
Size A3	Document Number <Doc> W02	Rev SA
Date: Saturday, February 19, 2005	Sheet 26 of 44	

PCMCIA Socket



Clock AC termination
33MHz clock for 32-bit
Cardbus card I/F



Reserved Layout for Debug used

1394 Connector







FOXCONN®

FOXCONN ND2

Title: PCMCIA SLOT / 1394 CONN.

Size	Document Number	Rev
A3	<Doc> W02	SA

Date: Saturday, February 19, 2005 Sheet 27 of 44

Close to Pin121,Pin122

X1_LAN
X2_LAN
R14 DUMMY
1M R0402 +/-5%
X1
X-25MHz
C25 27pF C0402 50V, NPO, +/-5%
C24 27pF C0402 50V, NPO, +/-5%
Must check C1=Call

TX close to Lan Chip
RX close to Transform

MDI0+ MDI0-
R16 49.9 +/-1% R0402
R20 49.9 +/-1% R0402
C26 C0402 10nF 16V, X7R, +/-10%

R827 value should be 5.6K at RTL8100CL application, and 2.49K at RTL8110SBL application.

R501 3.6K R0402 +/-5%
U35 AT93C46-2.7V
EECS_3 EESK EEDI EEDO
CS SK DI DO VCC NC ORG GND
C395 C0402 0.1uF 16V, Y5V, +80%/-20%

R502 5.6K R0603 +/-1%

TP5 TP4 TP3

U2 RTL8100CL LQFP

GND RSET NC NC GND GND XTAL2 XTAL1 NC GND NC LED0 NC LED1 LED2 NC NC EESK NC EEDI EEDO VDD33 EECS LANWAKE# PCIAD0 PCIAD1
LAN_RTSET DVDD_A CRTL18 X2_LAN X1_LAN AVDDH LAN_ACT_LED# DVDD 100M_LED# 10M_LED# 1G_LED# EESK DVDD EEDI EEDO 3D3V_LAN_S5 EECS_3 B_PCI_AD0 B_PCI_AD1

1 TX+
2 TX-
3 AVDD33
4 GND
5 RX+
6 RX-
7 AVDD33
8 CTRL25
9 NC
10 NC
11 NC
12 AVDD25
13 NC
14 NC
15 NC
16 NC
17 GND
18 NC
19 NC
20 AVDD33(REG)
21 GND
22 NC
23 ISOLATE#
24 NC
25 INTA#
26 VDD33
27 PCIRST#
28 PCICLK
29 GNT#
30 REQ#
31 PME#
32 VDD25
33 PCIAD31
34 PCIAD30
35 GND
36 PCIAD29
37 PCIAD28
38 GND

43 MDI0+
43 MDI0-
43 MDI1+
43 MDI1-
AVDDL
CTRL25
AVDDH
V_12P
R25 0 R0402 +/-5% DUMMY
PCLK_LAN
R29 33 R0402 +/-5% DUMMY
C61 33pF C0603 50V, NPO, +/-5% DUMMY
19 INT_PIRQF#
R507 0 R0402 +/-5%
3D3V_LAN_S5
16,19,25,29,32 PCIRST1#
3 PCLK_LAN
19 PCI_GNT#2
19 PCI_REQ#2
ISOLATE
DVDD
LAN_INTA#
PME# LAN
B_PCI_AD31
B_PCI_AD30
B_PCI_AD29
B_PCI_AD28

3D3V_S0
R506 1K +/-1% R0402
R505 15K +/-1% R0603
3D3V_LAN_S5
Q3 DTC144EUA
22K ->47K ohm
19,25,33 B_ICH_PME#
R32 0 R0402 +/-5% DUMMY
R31 10K R0402 +/-5% DUMMY
PME# LAN

102 B_PCI_AD2
99 DVDD
98 B_PCI_AD3
97 B_PCI_AD4
96 B_PCI_AD5
95 B_PCI_AD6
94
93 B_PCI_AD7
92 B_PCI_C/BE#0 19,25,29
90 B_PCI_AD8
89 B_PCI_AD9
87 B_PCI_AD10
86 B_PCI_AD11
85 B_PCI_AD12
83 B_PCI_AD13
82 B_PCI_AD14
79 B_PCI_AD15
78 DVDD
77 B_PCI_C/BE#1 19,25,29
76 B_PCI_PAR 19,25,29
75 B_PCI_SERR# 19,25,29
74 LAN_DAT
73
72 LAN_CLK
71
70 B_PCI_PERR# 19,25,29
69 B_PCI_STOP# 19,25,29
68 B_PCI_DEVSEL# 19,25,29
67 B_PCI_TRDY# 19,25,29
66
65 B_PM_CLKRUN# 19,25,29,32,33,35
TP6 TP7
3D3V_LAN_S5

B_PCI_AD[31..0] 19,25,29

LAN_ACT_LED# R499 330 R0402 +/-5% ACTIVE_LED# 43

PCIAD27 PCIAD26 VDD33 PCIAD25 PCIAD24 CBE3 NC IDSEL PCIAD23 NC PCIAD22 PCIAD21 GND GND PCIAD20 VDD25 PCIAD19 VDD33 PCIAD18 PCIAD17 PCIAD16 CBEB2 FRAME# NC IRDY# NC
B_PCI_AD27 B_PCI_AD26 B_PCI_AD25 B_PCI_AD24 B_PCI_C/BE#3 DVDD LAN_IDSEL B_PCI_AD23 B_PCI_AD22 B_PCI_AD21 B_PCI_AD20 DVDD B_PCI_AD19 B_PCI_AD18 B_PCI_AD17 B_PCI_AD16 B_PCI_C/BE#2 B_PCI_FRAME# B_PCI_IRDY# DVDD
3D3V_LAN_S5
R508 10 R0402 +/-5%
B_PCI_AD23
19,25,29
B_PCI_IRDY# 19,25,29
B_PCI_FRAME# 19,25,29

3D3V_S5 R26 0 R0805 +/-5% 3D3V_LAN_S5
C399 C38 C49 C73 C409 C410 C60
0.1uF C0402 16V, Y5V, +80%/-20%
DUMMY

Q37 BCP69T1
CTRL25 B C E
DVDD_A
R500 0 R0603 +/-5%
C396 0.1uF C0603 16V, X7R, +/-10%
C397 10uF 6.3V, X5R, +/-10% C0805
C31 C58 C406 C407 C408 C398 C400 C59 C75
DVDD

L13 BLM18AG601SN1D
3D3V_LAN_S5
C402 C48 C47 C50 C403 C401 AVDDL
10uF C0805 6.3V, X5R, +/-10% DUMMY
0.1uF C0402 16V, Y5V, +80%/-20%
V_12P C46 0.1uF C0402
L1 BLM18AG601SN1D
DVDD

FOXCONN®
FOXCONN ND2

Title	LAN RTL8100CL		
Size A3	Document Number <Doc> W02		Rev SA
Date: Saturday, February 19, 2005	Sheet 28 of 44		



FOXCONN®

FOXCONN ND2

Title: MINIPCI		
Size: A3	Document Number: <Doc> W02	Rev: SA
Date: Saturday, February 19, 2005	Sheet 29 of 44	


FAE suggest
Layout close to Pin6
Layout
40 mil
Low for internal CLK
NC for external CLK
Layout
20 mil
U46
MAX8863
U28
ALC655
U29
NC7SZ08
X6
X-24D576MHz
5V_S0
5VA_AUD_S0
3D3V_S0
AUD_AGND
C549 1uF C0603
C551 22pF C0402
C547 10uF C0805
C548 0.1uF C0402
R659 28.7K +/-1% R0603
R661 10K +/-5% R0402
R429 0 +/-5% R0603
R428 0 +/-5% R0603 DUMMY
C553 10uF C0805
C345 0.1uF C0402
C343 0.1uF C0402 DUMMY
MDM_AUD_IN 24
S/PDIF 31
TPA1421_SD 31
SOUND_R 31
SOUND_L 31
C347 1nF C0402
C346 1nF C0402
22pF BC88 C0402
22pF BC89 C0402
X1_AUDIO
X2_AUDIO
32 ACZ_CSDATAOUT
AC97_BTCLK
AC97_SDIN
18,32 ACZ_SDATAIN
R660 47 R0402 +/-5%
32 ACZ_CSYNC
32 ACZ_CRST#
C365 0.1uF C0402
R664 22K +/-1% R0402
25 PCI_SPKR
19 ICH_SPKR
33 KBC_SPKR
C366 0.47uF C0603
C377 0.47uF C0603
C381 0.47uF C0603
R463 47K R0402 +/-5%
R468 47K R0402 +/-5%
R469 47K R0402 +/-5%
24 MDM_AUD_OUT
C371 0.1uF C0402
C370 0.1uF C0402 DUMMY
PHONE
AC97_BTCLK
R443 22 R0402 +/-5%
AC97_BTCLK_1
BC129 47pF C0402 DUMMY
ACZ_CRST#
R442 0 R0402 +/-5% DUMMY
R454 47 R0402 +/-5%
R456 47 R0402 +/-5%
R457 47 R0402 +/-5%
ACZ_BTCLK_DJ 32
ACZ_BITCLK 18
ACZ_BTCLK_MDC 24
ADCX3D
ADRX3D
ADAFL
VRDA
AFLT2
AFLT1
C348 1nF C0402
C349 0.1uF C0402 DUMMY
C351 10nF C0402 DUMMY
C350 1uF C0603
C353 1nF C0402
C352 1nF C0402
AUD_REF
ALC100_VREF
C364 0.1uF C0402
C355 1uF C0603
BC92 10uF C0805
C356 0.1uF C0402
C556 1uF C0603
C555 0.1uF C0402
MIC2_1
MIC2 31
C376 1uF C0603
R427 0 R0402 +/-5%
R679 0 R0402 +/-5%
31 LINE_INR_A
31 LINE_INL_A
31 MIC_IN_A
23 CD_AUDR
23 CD_GND
23 CD_AUDL
CD_AUDR
CD_GND
CD_AUDL
R665 0 R0603 +/-5%
R666 0 R0603 +/-5%
R667 0 R0603 +/-5%
C378 1uF C0603 LINE_IN_R_1
C379 1uF C0603 LINE_IN_L_1
C375 1uF C0603 MIC1_1
C374 1uF C0603 CSD_CD_R_1
C373 1uF C0603 CSD_GND_1
C372 1uF C0603 CSD_CD_L_1
CSD_CD_R_2
CSD_GND_2
CSD_CD_L_2
R678 100K +/-5% R0402
R677 100K +/-5% R0402
R676 100K +/-5% R0402
G14 Close-Power-Gap-3050
G22 Close-Power-Gap-3050
G21 Close-Power-Gap-3050
FOXCONN®
FOXCONN ND2
Title
AC97 code
Size A3
Document Number <Doc>
W02
Rev SA
Date: Saturday, February 19, 2005
Sheet 30 of 44


MIC-In
Line-In
Near MIC connector
Line-Out
U27
G1421BF3U
U30
AAT4250
U31
MAX4490
Q35
DTC144EUA
SPK1
HS8204E
JK1
JK2
MIC-IN
AUDIO-LINE-IN
S-PDIF
FOXCONN ND2
Audio AMP and Jack
W02
Saturday, February 19, 2005



For Non-MP3 Model

PUT INSIDE OZ263





FOXCONN®

FOXCONN ND2

Title: OZ263		
Size: A3	Document Number: <Doc> W02	Rev: SA
Date: Saturday, February 19, 2005	Sheet 32 of 44	

Rev 1.1:
1. Change RS232 NTXD/NRXD connection
2. Change PS/2 interface pull-up to VCC5
3. Change Flash ROM Power to VCC3_ALWAYS
4. Change HW strap pull-up to VCC3_ALWAYS
Rev 1.2
1. Change SRAM to 128Kx8
Rev 1.3
1. Fix FAN1PWM and FAN2PWM Pin#
Rev 1.4
1. Correct HW Strap pin 124 to pin 125

U13
KB3910
Power
LPC Interface
Expanded I/O
Internal KeyBoard
X-BUS Interface
SMbus
GPW
PWD
PS2
A to D
D to A
GPIO
Debug
Clock

Pull-Down resistor required to avoid leakage current

POWER-ON RESET
Example Only

When GM replace to PM

0 ohm

DUMMY

For External Debug

HW STRAP OPTION
A4
GPIO20
GPIO05
GPIO06
A1

FOXCONN ND2

Title: KBC ENE3910
Size: A3
Document Number: <Doc>
W02
Rev: SA
Date: Saturday, February 19, 2005
Sheet 33 of 44

Internal KeyBoard Connector



TouchPad Connector





Keyboard matrix (from vendor)

	US	Eur	Jap	Ohter
MATRIXID1#	1	0	1	0
MATRIXID2#	1	1	0	0

FOXCONN®

FOXCONN ND2

Title: KB Conn.

Size: A3 | Document Number: <Doc> W02 | Rev: SA

Date: Saturday, February 19, 2005 | Sheet 34 of 44



FOXCONN®

FOXCONN ND2

Title	SIO NS87381		
Size A3	Document Number <Doc> W06N		Rev SA
Date: Saturday, February 19, 2005	Sheet 35 of 44		

DEBUG GOLDEN FINGER

GOLDEN FINGER FOR DEBUG BOARD







Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46

TOP VIEW(1.3...35)
BOTTOM VIEW(2.4..36)



FOXCONN®

FOXCONN ND2

Title: BIOS /Debug		
Size: A3	Document Number: <Doc> W02	Rev: SA
Date: Saturday, February 19, 2005	Sheet 36 of 44	





FOXCONN®

FOXCONN ND2

Title	PWRPLANE&RESETLOGIC	
Size A3	Document Number <Doc> W02	Rev SA
Date: Saturday, February 19, 2005	Sheet 37 of 44	


U17
SC452
Note: Route CS1x , CS2x , DRPx , and FBx as differential pairs
Note:
DRN1/ CS1N are the terminal of the L16
DRN2/ CS2N are the terminal of the L20
FOXCONN ND2
Title
38_Vcore_SC452 (1/2)
Size A3
Document Number <Doc>
W02
Rev SA
Date: Saturday, February 19, 2005
Sheet 38 of 44



Note:
DRN1/ CS1N are the terminal of the L16
DRN2/ CS2N are the terminal of the L20

INDUCTOR DROOP

DRNx is the "+" end of the
inductor . CSxN is the "-" end .

FOXCONN®

FOXCONN ND2

Title	39_Vcore_SC452 (2/2)	
Size A3	Document Number <Doc> W02	Rev SA
Date: Saturday, February 19, 2005	Sheet 39 of 44	



FOXCONN®

FOXCONN ND2

Title	Max1845+ 1D5V/VCCCPUIO		
Size A3	Document Number <Doc> W02		Rev SA
Date: Saturday, February 19, 2005	Sheet 40 of 44		


0D9V_S0
GAP3
MAX8550VTT
OPEN-POWER-GAP-3050
TC2
220uF
2.5V, +/-20%
CTB
BC4
0.1uF
25V, Y5V, +80%/-20%
C0603
VCC1V8
BC93
0.22uF
10V, X7R, +/-10%
C0603
DDR_VREF_S3
BC96
0.22uF
10V, X7R, +/-10%
C0603
U1
VTTI
VTT
VTTS
PGND2
VTTR
OVP/UVP
POK1
POK2
SKIP#
TON
GND
SS
REF
ILIM
FB
OUT
REFIN
AVDD
VDD
VIN
BST
LX
DH
DL
PGND1
SHDNA#
SHDNB#
STBY
THERMALPAD
MAX8550
MAX8550_AVDD
R2
10
+/-5%
R0805
BC7
2.2uF
10V, Y5V, +80%/-20%
C0603
M8550AGND
5V_S5
D37
CH501H-40
BC2
1uF
10V, Y5V, +80%/-20%
C0603
DCBATOUT
OPEN-POWER-GAP-3050
GAP2
GAP1
M8550V+
BC5
10uF
25V, X5R, +/-10%
C1210
BC1
0.1uF
25V, Y5V, +80%/-20%
C0603
1D8V_S3
GAP4
GAP6
GAP5
VCC1V8
L12
2.2uH
D38
SSM24PT
TC1
150uF
4V, +/-20%
CTB
TC20
150uF
4V, +/-20%
CTB
BC3
0.1uF
25V, Y5V, +80%/-20%
C0603
TC3
330uF
2.5V,+/-20%
ctkh20
R5
100K
+/-5%
R0402
R6
100K
+/-5%
R0402
TP2
TP1
MAX8550_1D8V_PG
MAX8550_VTTQ_PG
MAX8550_SKIP#
MAX8550_TON
MAX8550_SS
MAX8550_REF
MAX8550_ILIM
MAX8550_FB
MAX8550_BST
MAX8550_LX
MAX8550_DH
MAX8550_DL
MAX8550_STBY
S3_EN
33
BC94
0.1uF
25V, Y5V, +80%/-20%
C0603
BC95
4.7uF
25V, Y5V, +80%/-20%
C1206
Q2
SI4892DY
Q1
SI4392DY
R4
100K
+/-5%
R0402
DUMMY
BC6
3.9pF
50V, X7R, +/-10%
C0603
BC98
0.22uF
10V, X7R, +/-10%
C0603
M8550AGND
R491
100K
+/-5%
R0402
R492
0
+/-5%
R0402
DUMMY
R7
2.2K
+/-1%
R0603
R8
22K
+/-1%
R0603
R486
6.8K
+/-1%
R0402
R1
4.3K
+/-1%
R0603
R3
0
+/-5%
R0402
3D3V_S5
14,21,23,33,37,40,42
S0_EN
U32
NC7SZ86
Statuse Input
Vo
STBY SHDNA# SHDNB# 1D8V_S3 0D9V_S0 MAX8550_VTT_REF
0 1 1 1.8V 0.9V 0.9V
0 1 0 1.8V 0 0
1 1 1 1.8V 0 0.9V
0 0 1 0 0.9V 0.9V
0 0 0 0 0 0
FOXCONN®
FOXCONN ND2
Title
Max8550+ 1D8V/VTTQ
Size A3
Document Number
<Doc>
W06N
Rev SA
Date: Saturday, February 19, 2005
Sheet 41 of 44


MAX1999
U5
LDO5
V+
BST3
DH3
LX3
DL3
OUT3
FB3
SHDN
ON3
ON5
ILIM3
ILIM5
SKIP
TON
VCC
BST5
DH5
LX5
DL5
OUT5
FB5
PGOOD
REF
PRO
GND
N.C.
LDO3
MAX1999_SLP_VEST
MAX1999_SKIP#
MAX1999_CTLTON
PWRPM_SLP_S3
14,21,23,33,37,40,41 S0_EN
22 SHUTDOWN_S5
PWRSHUTDOWN_S5#
MAX985_OUT#
MAX1999_V+
MAX1999_BST3
MAX1999_DH3
MAX1999_LX3
MAX1999_DL3
MAX1999_FB3
MAX1999_SHDN#
MAX1999_ON3
MAX1999_ON5
MAX1999_ILIM3
MAX1999_ILIM5
MAX1999_TON
MAX1999_VCC
MAX1999_BST5
MAX1999_DH5
MAX1999_LX5
MAX1999_DL5
MAX1999_FB5
MAX1999_PGOOD
M1999_VREF
DRV_BST3
DRV_BST5
5V_AUX_S5
3D3V_S5
VCC3D3V
3D3V_AUX_S5
DCBATOUT
M1999V+P3
M1999V+P5
15VSWPWR_S5
VCC5V
15VT
M1999AGND
R79 47K +/-5% R0402
R78 47K +/-5% R0402
R87 47K +/-5% R0402
R75 100K +/-5% R0402
R76 100K +/-5% R0402
R72 10 +/-5% R0805
R84 100K +/-5% R0402 DUMMY
R83 0 +/-5% R0402
R82 0 +/-5% R0402
R71 4.7 +/-5% R0805
R73 0 +/-5% R0402
R74 0 +/-5% R0402
R81 100K +/-5% R0402
R86 200K +/-5% R0402
R88 0 R0402 +/-5%
R85 0 R0402 +/-5%
R530 6.8K +/-1% R0402
R523 10K +/-1% R0402
R525 15K +/-1% R0402
R524 9.76K +/-1% R0603
R526 20K +/-1% R0603
R529 18K +/-1% R0402
R527 10K +/-1% R0402
R528 10K +/-1% R0402
R533 200K +/-5% R0402
R534 1M +/-5% R0402
R531 47K +/-5% R0402
R40 0 +/-5% R0603 DUMMY
Q9 TP0610K
Q8 2N7002
Q40 2N7002
Q10 Si4800BDY
Q11 Si4800BDY
Q7 Si4800BDY
Q6 Si4892DY
D7 CH501H-40
D5 CH501H-40
D8 CH501H-40
D39 CH501H-40
D4 1SS355
D3 MMPZ5245BPT
D5 SSM24PT DUMMY
L15 4.7uH IHLP2525CZRZ4R7M01
L14 4.5uH
BC103 100pF 50V, NPO, +/-5% C0402
BC104 100pF 50V, NPO, +/-5% C0402
BC17 1uF 10V, Y5V, +80%/-20% C0603
BC20 2.2uF 10V, Y5V, +80%/-20% C0603
BC14 4.7uF 25V, Y5V, +80%/-20% C1206
BC15 0.1uF 25V, X7R, +/-10% C0603
BC16 0.1uF 25V, Y5V, +80%/-20% C0603
BC18 0.1uF 25V, Y5V, +80%/-20% C0603
BC108 4.7uF 25V, Y5V, +80%/-20% C1206
BC107 0.1uF 25V, X7R, +/-10% C0603
BC19 2.2uF 10V, Y5V, +80%/-20% C0603
BC23 0.22uF 10V, X7R, +/-10% C0603
BC22 0.1uF 16V, Y5V, +80%/-20% C0402
BC21 0.1uF 16V, Y5V, +80%/-20% C0402
BC11 10uF 25V, X5R, +/-10% C1210
BC13 10uF 25V, X5R, +/-10% C1210
BC10 0.1uF 25V, Y5V, +80%/-20% C0603
BC9 4.7uF 25V, Y5V, +80%/-20% C1206
BC25 0.1uF 16V, X7R, +/-10% C0603
TC5 150uF 4V, +/-20% CTB
TC4 150uF 6.3V, +/-20% CTD
BC101 0.1uF 16V, X7R, +/-10% C0603
G1 G2 G3 G4 G16 G17 G18 G19 G20
OPEN-POWER-GAP-3050
U38 MAX985
MAX985_OUT# MAX985_IN
U4 NC7SZ32
MAX1645B_LDO
BC12 0.1uF 16V, Y5V, +80%/-20% C0402
AC_IN 33
R 47K for Li-ion 10.5V
R 100K for Ni-MH 6.0V
FOXCONN®
FOXCONN ND2
Title
Max1999+ 5V/3D3V
Size A3
Document Number <Doc>
W06N
Rev SA
Date: Saturday, February 19, 2005
Sheet 42 of 44



Power /LAN Connector



3 PORT USB Connector



Power Switch Connector



AudioDJ Connector



USB / TV Connector

FOXCONN®

FOXCONN ND2

Title: Daughter Board Connectors

Size	Document Number	Rev
A3	<Doc> W02	SA

Date: Saturday, February 19, 2005 Sheet 43 of 44







FOXCONN®

FOXCONN ND2

Title: UNUSED PARTS		
Size: A3	Document Number: <Doc> W02	Rev: SA
Date: Saturday, February 19, 2005	Sheet 44 of 44	