

Compal Confidential

Schematics Document

P4 uFCBGA/uFCPGA Northwood with SIS Core Logic


2001-5-30

REV:1.0A


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		Cover Sheet	
				Size			
				Document Number		Rev	
				ACT10		1.0A	
Date:		Thursday, May 30, 2002		Sheet		1 of 45	

Model Name :CT10
File Name : LA-1361












Model Name :CT10
File Name : LA-1361




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Mobile NorthWood



GTL Reference Voltage
Layout note :
1. Place R A and R B near CPU.
2. Place decoupling cap 220PF near CPU.(Within 500mils)






Layout note :



Place close to CPU. Use 2~3 vias per PAD.
Place .22uF caps underneath balls on solder side.
Place 10uF caps on the peripheral near balls.
Use 2~3 vias per PAD.

Layout note :


Place close to CPU power and
ground pin as possible
(<1inch)



EMI Clip PAD for CPU



CPU Voltage ID





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.

CPU Bypass & CPU VID

Title	Document Number	Rev
ACT10	ACT10	1.0A
Date: Thursday, May 30, 2002	Sheet 5 of 45	




Fan1 Control circuit



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

COMPAL Electronics, Inc			
Title	LM75 Thermal sensor & Fan control		
Size	Document Number	Rev	
	ACT10	1.0A	
Date:	Thursday, May 30, 2002	Sheet	6 of 45

<4> H_DSTBPW[0..3] H_DSTBPW[0..3]
<4> H_DSTBNW[0..3] H_DSTBNW[0..3]
<4> H_DBW[0..3] H_DBW[0..3]
<3> HDW[0..63] HDW[0..63]
<3> HAW[3..31] HAW[3..31]
<3> HREQW[0..4] HREQW[0..4]




<15> CLK_GHT# CPU_GHT# A126 CPUCLK
<15> CLK_GHT# CPU_GHT# A126 CPUCLK#
<3> HLOCK# HLOCK# U24C HLOCK#
<3> HDEFER# HDEFER# U26C HDEFER#
<4> H_TRDY# H_TRDY# C20C HTRDY#
<4> H_RESET# H_RESET# C20C CPU_PWRGD
<4> H_PWRGD# H_PWRGD# U26C CPU_PWRGD
<3> HBPR# HBPR# U26C BPR#
<3> HBRO# HBRO# U26C BREQ#
<4> H_RS#2 H_RS#2 T24C RS#2
<4> H_RS#1 H_RS#1 T26C RS#1
<4> H_RS#0 H_RS#0 U28C RS#0
<3> HADS# HADS# Y28C ADS#
<3> HITM# HITM# T28C HITM#
<3> HIT# HIT# U28C HIT#
<4> H_DRDY# H_DRDY# W26C DRDY#
<4> H_DBSY# H_DBSY# Y24C DBSY#
<4> H_DBSY# H_DBSY# Y27C DBSY#
<3> HBNR# HBNR# W27C BNR#
HREQ#4 W28C HREQ#4
HREQ#3 W29C HREQ#3
HREQ#2 W24C HREQ#2
HREQ#1 W25C HREQ#1
HREQ#0 W27C HREQ#0
<4> H_ADSTB#1 H_ADSTB#1 AD24C HASTB#1
<4> H_ADSTB#0 H_ADSTB#0 AD24C HASTB#0
HAW#31 AE26C HAW#31
HAW#30 AE25C HAW#30
HAW#29 AE24C HAW#29
HAW#28 AD26C HAW#28
HAW#27 AG28C HAW#27
HAW#26 AB26C HAW#26
HAW#25 AE28C HAW#25
HAW#24 AC24C HAW#24
HAW#23 AE29C HAW#23
HAW#22 AG28C HAW#22
HAW#21 AD28C HAW#21
HAW#20 AC25C HAW#20
HAW#19 AD27C HAW#19
HAW#18 AE28C HAW#18
HAW#17 AE27C HAW#17
HAW#16 AB26C HAW#16
HAW#15 AB26C HAW#15
HAW#14 AC28C HAW#14
HAW#13 AC26C HAW#13
HAW#12 AC29C HAW#12
HAW#11 AA26C HAW#11
HAW#10 AB28C HAW#10
HAW#9 AB27C HAW#9
HAW#8 AA25C HAW#8
HAW#7 AA29C HAW#7
HAW#6 AB28C HAW#6
HAW#5 Y26C HAW#5
HAW#4 Y24C HAW#4
HAW#3 Y28C HAW#3

650-1







HOST

AGP

<16> AGP_ST[0..2] AGP_ST[0..2]
<16> AGP_AD[0..31] AGP_AD[0..31]
<16> AGP_CBE[0..3] AGP_CBE[0..3]









U6A
AC/BE#3 AGP_CBE#3
AC/BE#2 AGP_CBE#2
AC/BE#1 AGP_CBE#1
AC/BE#0 AGP_CBE#0
C9 AGP_REQ# AGP_REQ# <16>
AGNT# AGP_GNT# AGP_GNT# <16>
AFRAME# AGP_FRAME# AGP_FRAME# <16>
AIRDY# AGP_IRDY# AGP_IRDY# <16>
ATRDY# AGP_TRDY# AGP_TRDY# <16>
ADEVSEL# AGP_DEVSEL# AGP_DEVSEL# <16>
ASERR# AGP_SERR# AGP_SERR# <16>
ASTOP# AGP_STOP# AGP_STOP# <16>
APAR AGP_PAR AGP_PAR <16>
E8 AGP_RBF# AGP_RBF# <16>
E8 AGP_WBF# AGP_WBF# <16>
Q9 AGP_PIPE# AGP_PIPE# <16>
NC D10
NC B3
NC C4
SB_STB AGP_SBST#
SB_STB AGP_SBST#
K1 AGP_ADSTB0 AGP_ADSTB0# <16>
L1 AGP_ADSTB0 AGP_ADSTB0# <16>
C1 AGP_ADSTB1 AGP_ADSTB1# <16>
D1 AGP_ADSTB1 AGP_ADSTB1# <16>
B10 CLK_AGP0 CLK_AGP0 <15>
AGPCLK AGPCLK
AGPRCOMP AGPRCOMP
M1 AGPRCOMP
B9 A1XAVDD A1XAVDD
A9 A1XAVSS A1XAVSS
B8 A4XAVDD A4XAVDD
A8 A4XAVSS A4XAVSS
M3 AGPVREF AGPVREF
M2 AGPVREF AGPVREF
E20 H_DSTBN#3 H_DSTBN#3
E23 H_DSTBN#2 H_DSTBN#2
A24 H_DSTBN#1 H_DSTBN#1
E24 H_DSTBN#0 H_DSTBN#0
E21 H_DSTBP#3 H_DSTBP#3
E24 H_DSTBP#2 H_DSTBP#2
C24 H_DSTBP#1 H_DSTBP#1
M25 H_DSTBP#0 H_DSTBP#0
DBH#3 DBH#3
DBH#2 DBH#2
DBH#1 DBH#1
DBH#0 DBH#0



A B C D E





DDR_SMA[0..12] <12,13>



Title	SIS 645/650		
Size	Document Number	Rev	
	ACT10	1.0	
Date:	Thursday, May 30, 2002	Sheet	9 of 45


Layout note : Processor system bus
Distribute as close as possible
to Processor Quadrant.(between VTTFB and VSS pin)

CHECK SiS 650 CAP.
IT NEED HOW MANY ESR



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
Title	SIS 645/650 Decoupling		
Size	Document Number	Rev	
	ACT10	1.0A	
Date:	Thursday, May 30, 2002	Sheet	11 of 45




```

<8> DDR_SDQ[0..63]
<8> DDR_DM[0..7]
<8> DDR_SDQS[0..7]



```









Title			
DDR-SODIMM SLOT1			
Size	Document Number		Rev
	ACT10		1.0A
Date:	Thursday, May 30, 2002	Sheet	12 of 45



Layout note :
Distribute as close as possible
to DDR-SODIMM.



Layout note :
Place one cap close to every 2 pull up resistors termination to
+1.25V



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.

DDR SODIMM Decoupling


Title	Document Number	Rev
ACT10	ACT10	1.0A
Date: Thursday, May 30, 2002	Sheet 14 of 45	

Main Clock Generator

(3 OPTIONS)
1: (ICS: ICS952001)
2: (Cypress: CY28342)
3: (Mitsumi: M075463)



ICS suggestion 14.318MHz > 36pF, C273, C274 4pF




FS4	FS3	FS2	FS1	FS0	CPU	DDR	ZCLK	AGP	PCI
1	1	0	0	0	100.0	133.0	80.0	66.7	33.3
1	1	0	0	1	100.0	100.0	80.0	66.7	33.3
0	0	1	1	1	100.0	133.3	80.0	66.7	33.3
* 0	0	0	1	1	100.0	133.3	66.7	66.7	33.3

Compal Electronics, Inc.







Clock Generator

Title	Document Number	Rev
Clock Generator	ACT10	1.0A
Date:	Thursday, May 30, 2002	Sheet 15 of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Programable on-die pull-high strength for CPU_S:





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

```
Control 0 : port 0 UV0+ B18 UV0- C18 OC0# G20
Control 0 : port 1 UV1+ E14 UV1- D15 OC1# J16
Control 0 : port 2 UV2+ E16 UV2- E15 OC2# H17
HW TRIP PULL LOW 1K SOUTH BIRDGE DEBUG MODE
```





Control 0 : port 0	UV0+	B18	UV0-	C18	OC0#	G20
Control 0 : port 3	UV3+	E18	UV3-	F18	OC3#	H16

Control 2 : port 2	UV2+	E14	UV2-	D15	OC2#	J16
Control 2 : port 5	UV5+	G18	UV5-	G19	OC5#	G16



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

OF R&D BY Size	Document Number ACT10	Rev 1.0A
Date: Thursday, May 30, 2002	Sheet 19 of 45	





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title	SiS961 Decoupling & Pull-Up		
Document Number	ACT10		
Date	Thursday, May 30, 2002	Sheet	20 of 45



HDD Connector

<17> PDD[0..15]

Correct HDD pin define ,pls update layout





Placea caps. near HDD CONN.





CD-ROM Connector

<29> OZ_SDD[0..15]



Placea caps. near CDROM CONN.




R318, C435, R317 MUST MOVE


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.


IDE/CD-ROM Module

Title	Document Number	Rev
IDE/CD-ROM Module	ACT10	1.0A
Date: Thursday, May 30, 2002	Sheet	21 of 45








PCMCIA Power Controller



CardBus Socket





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.




CardBus Socket

Title			
CardBus Socket			
Size	Document Number	Rev	
	ACT10	1.0A	
Date:	Thursday, May 30, 2002	Sheet	24 of 45






BlueTooth Interface









THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






Compal Electronics, Ltd.			
USB & BlueTooth Connector			
Title	Document Number	Rev	
Custom	ACT10	1.0A	
Date:	Thursday, May 30, 2002	Sheet	27 of 45



For HDD Case



The temperature sensing for SIS650




Signal	Pin #	Description
BADDR: DTRA#	61	BASE Address Selection "0": 2E-2F (Default) "1": 4E-4F

Skew Hole/SUPER IO


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title		Skew Hole/SUPER IO	
Size	Document Number	Rev	
	ACT10	1.0	
Date:	Thursday, May 30, 2002	Sheet	32 of 45




<33> ADB[0..7] ADB[0..7]
<33> KBA[0..18] KBA[0..18]

Input Port







NM24C164 Address definition: 1 A2 A1# A0 B2 B1 B0 R/W#



EC I2C Bus Address:




24C164: 1011xxx R/W#

24C16: 1010xxx R/W#



FOR DEBUG USE

Output Port



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE REPRODUCED OR USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.






EC Extend I/O KB Comm. & BIOS

Title	Document Number	Rev
ACT10	ACT10	1.0A
Date	Thursday, May 30, 2002	Sheet 34 of 45

Power ON Circuit

RTC Battery



Power BTN



<33> KSO[0..15] KSO[0..15]
<33> KSI[0..7] KSI[0..7]
INT_KBD CONN.

JP14			
KSI1	1	26	KSI1
KSI7	2	27	KSI7
KSI6	3	28	KSI6
KSO9	4	29	KSO9
KSI4	5	30	KSI4
KSI5	6	31	KSI5
KSO0	7	32	KSO0
KSI2	8	33	KSI2
KSI3	9	34	KSI3
KSO5	10	35	KSO5
KSO1	11	36	KSO1
KSI0	12	37	KSI0
KSO2	13	38	KSO2
KSO4	14	39	KSO4
KSO7	15	40	KSO7
KSO8	16	41	KSO8
KSO6	17	42	KSO6
KSO3	18	43	KSO3
KSO12	19	44	KSO12
KSO11	20	45	KSO11
KSO14	21	46	KSO14
KSO11	22	47	KSO11
KSO10	23	48	KSO10
KSO15	24	49	KSO15
	25	50	


ACES85203-2502







FOR VERSION A ONLY





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title	Power OK/Reset/RTC battery/Lid Switch/Int. KB	Document Number	Rev
	ACT10		1.0A
Date:	Thursday, May 30, 2002	Sheet	35 of 45







1.8VALW/+1.5VS Power direct provide



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.			
DC/DC Circuit Interface			
Title	Document Number	Rev	1.0A
ACT10			
Date: Thursday, May 30, 2002	Sheet	37	of 45

Build 0 ohm for ACL10



Vin Detector

High	18.764	17.901	17.063
Low	17.745	16.903	16.038





Precharge detector

15.34	15.90	16.48
13.13	13.71	14.20

<4,41,42> MAINPWON

<40> ACON



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


COMPAL ELECTRONICS, INC

Title
DCIN & DETECTOR

Size
B Document Number
ACT10


Rev
1.0A

Date: Thursday, May 30, 2002 Sheet 38 of 45




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


COMPAL ELECTRONICS, INC			
Title	5V/3.3V/12V		
Size	Document Number	Rev	
B	ACT10	1.0A	
Date:	Thursday, May 30, 2002	Sheet	41 of 45



PH1 under CPU botten side :
CPU thermal protection at 87 degree C
Recovery at 48 degree C



PH2 near main Battery CONN :
BAT. thermal protection at 73 degree C
Recovery at 50(51) degree C



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


COMPAL ELECTRONICS, INC

Title
BATTERY CONN / OTP

Size
B Document Number
ACT10

Rev
1.0A

Date: Thursday, May 30, 2002 Sheet 42 of 45



1

C

3

1

1

1

1

1

Title	
-------	--

Note & Revision

[illegible]

3E	Size	Document Number	Rev
		AGT10	1.0A

Title <Title>				
Size Custprn<Doc>	Document Number			Rev 1.0A
Date:	Thursday, May 30, 2002	Sheet	45 of 45	