

CLK GEN.
IDT CV125PA

Mobile CPU
Yonah 478
1.83G/2G/2.16G

G792

Project code: 91.4Q801.001
PCB P/N : 55.4Q801.XXX
REVISION : 06210-2
(Hannstar, ACCL)

PCB STACKUP

The diagram illustrates a cross-section of a PCB layout. It features a top layer with a signal trace, a ground plane (GND), two signal traces (S), a voltage plane (VCC), another signal trace (S), a ground plane (GND), and a bottom layer with a signal trace.

SYSTEM DC/DC TPS51120 37	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5
SYSTEM DC/DC TPS51124 38	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3
TPS51100 40	
1D8V_S3	DDR_VREF_S0
APL5332KAC 40	
3D3V_S0	2D5V_S0
APL5912-U 40	
1D8V_S3	1D5V_S0

MAXIM CHARGER	
MAX8725 39	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 4.0A UP+5V 5V 100mA

CPU DC/DC ISL6262	
35, 36	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0~1.3V 44A


ATI M54 DC/DC		
FAN5234		49
INPUTS	OUTPUTS	
DCBATOUT	VGA_CORE_S0	
APL5331KAC		43
108V_S0	102V_S0	

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
BLOCK DIAGRAM			
Size A3	Document Number		Rev
	LWG2		SA
Date: Wednesday, June 21, 2006	Sheet 1	of	52



ICH7M Integrated Pull-up and Pull-down Resistors

EE_DIN,EE_DOUT, GNT[3:0], GPIO[25], GNT[4]#/GPIO48, GNT[5]#/GPIO17, PME#, LAD[3:0]#/FWH[3:0]#, LAN_RXD[2:0] LDRQ[0], LDRQ[1]/GPIO[41], PWRBTN#, TP[3]	ICH7 internal 20K pull-ups
DD[7], DDREQ	ICH7 internal 11.5K pull-downs
ACZ_BIT_CLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOUT,ACZ_SYNC, DPRSLPVR/GPIO16, EE_CS,SPI_ARB, SPI_CLK, SPKR,	ICH7 internal 20K pull-downs
USB[7:0][P,N]	ICH7 internal 15K pull-downs
SATALED#	ICH7 internal 15K pull-up
LAN_CLK	ICH7 internal 100K pull-down

ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

ICH7M Functional Strap Definitions

Signal	Usage/When Sampled	Comment
ACZ_SDOUT	XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h)
ACZ_SYNC	PCIE bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
EE_CS	Reserved	This signal should not be pull high.
EE_DOUT	Reserved	This signal should not be pull low.
GNT2#	Reserved	This signal should not be pull low.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT5#/ GPIO17#, GNT4#/ GPIO48	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT5# is MSB, 01-SPI, 10-PCI, 11-LPC.
DPRSLPVR	Reserved	This signal should not be pull high.
GPIO25	Reserved. Rising Edge of RSMRST#.	This signal should not be pull low.
INTVRMEN	Integrated VccSus1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05 VRM when sampled high
LINKALERT#	Reserved	Requires an external pull-up resistor.
REQ[4:1]#	XOR Chain Selection. Rising Edge of PWROK.	TBD, Chapter 8.
SATALED#	Reserved	This signal should not be pull low.
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH7 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.

954305D 27Mhz/LCDCLK Spread and Frequency Selection Table

SS3 Byte9 bit 7	SS2 bit6	SS1 bit5	SS0 bit4	Spread Amount%
0	0	0	0	-0.50 Down
0	0	0	1	-1.00 Down
0	0	1	0	-1.50 Down
0	0	1	1	-2.00 Down
0	1	0	0	-0.75 Down
0	1	0	1	-1.25 Down
0	1	1	0	-1.75 Down
0	1	1	1	-2.25 Down
1	0	0	0	+0.25 Center
1	0	0	1	+0.5 Center
1	0	1	0	+0.75 Center
1	0	1	1	+1.0 Center
1	1	0	0	+0.25 Center
1	1	0	1	+0.5 Center
1	1	1	0	+0.75 Center
1	1	1	1	+1.0 Center

PCI Routing

	IDSEL	INT -> PIRQ	REQ/GNT
7412	22	A->F, B->B'	0
MiniPCI	21	A/B -> E	1
LAN	23	A -> H	2

History

Calistoga Strapping Signals and Configuration

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 =Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCTRL_DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Calistoga GMCH PWORK in signal.

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Reference




Size A3

Document Number LWG2




Rev SA

Date: Saturday, June 10, 2006

Sheet 2 of 52



SEL2	SEL1	SEL0	CPU	FSB
0	0	0	266M	X
0	0	1	133M	533M
0	1	0	266M	X
0	1	1	166M	667M
1	0	0	333M	X
1	0	1	100M	X
1	1	0	400M	X
1	1	1	Reserved	X




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Clock Generator IDT CVT125PAG



Size A3 Document Number LWG2 Rev SA

Date: Saturday, June 10, 2006 Sheet 3 of 52





VCC_CORE_S0

VCC_CORE_S0



Layout Note:
VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


CPU (2 of 2)

Size A3 Document Number LWG2 Rev SA

Date: Saturday, June 10, 2006 Sheet 5 of 52




Place them near to the chip (< 0.5")





CALISTOGA








HOST



<Variant Name>







- U71H
- VCCSYNC
 - VCC_TXLVDS0
 - VCC_TXLVDS1
 - VCC_TXLVDS2
 - VCC3G0
 - VCC3G1
 - VCC3G2
 - VCC3G3
 - VCC3G4
 - VCC3G5
 - VCC3G6
 - VCCA_3GPLL
 - VCCA_3GBG
 - VSSA_3GBG
 - VCCA_CRTDAC0
 - VCCA_CRTDAC1
 - VSSA_CRTDAC
 - VCCA_DPLLA
 - VCCA_DPLLB
 - VCCA_HPLL
 - VCCA_LVDS
 - VSSA_LVDS
 - VCCA_MPLL
 - VCCA_TVBG
 - VSSA_TVBG
 - VCCA_TVDA0
 - VCCA_TVDA1
 - VCCA_TVDA2
 - VCCA_TVDA3
 - VCCA_TVDA4
 - VCCA_TVDA5
 - VCCA_TVDA6
 - VCCA_TVDA7
 - VCCA_TVDA8
 - VCCA_TVDA9
 - VCCA_TVDA10
 - VCCA_TVDA11
 - VCCA_TVDA12
 - VCCA_TVDA13
 - VCCA_TVDA14
 - VCCA_TVDA15
 - VCCA_TVDA16
 - VCCA_TVDA17
 - VCCA_TVDA18
 - VCCA_TVDA19
 - VCCA_TVDA20
 - VCCA_TVDA21
 - VCCA_TVDA22
 - VCCA_TVDA23
 - VCCA_TVDA24
 - VCCA_TVDA25
 - VCCA_TVDA26
 - VCCA_TVDA27
 - VCCA_TVDA28
 - VCCA_TVDA29
 - VCCA_TVDA30
 - VCCA_TVDA31
 - VCCA_TVDA32
 - VCCA_TVDA33
 - VCCA_TVDA34
 - VCCA_TVDA35
 - VCCA_TVDA36
 - VCCA_TVDA37
 - VCCA_TVDA38
 - VCCA_TVDA39
 - VCCA_TVDA40
 - VCCA_TVDA41
 - VCCA_TVDA42
 - VCCA_TVDA43
 - VCCA_TVDA44
 - VCCA_TVDA45
 - VCCA_TVDA46
 - VCCA_TVDA47
 - VCCA_TVDA48
 - VCCA_TVDA49
 - VCCA_TVDA50
 - VCCA_TVDA51
 - VCCA_TVDA52
 - VCCA_TVDA53
 - VCCA_TVDA54
 - VCCA_TVDA55
 - VCCA_TVDA56
 - VCCA_TVDA57
 - VCCA_TVDA58
 - VCCA_TVDA59
 - VCCA_TVDA60
 - VCCA_TVDA61
 - VCCA_TVDA62
 - VCCA_TVDA63
 - VCCA_TVDA64
 - VCCA_TVDA65
 - VCCA_TVDA66
 - VCCA_TVDA67
 - VCCA_TVDA68
 - VCCA_TVDA69
 - VCCA_TVDA70
 - VCCA_TVDA71
 - VCCA_TVDA72
 - VCCA_TVDA73
 - VCCA_TVDA74
 - VCCA_TVDA75
 - VCCA_TVDA76

POWER

- VTT_0
- VTT_1
- VTT_2
- VTT_3
- VTT_4
- VTT_5
- VTT_6
- VTT_7
- VTT_8
- VTT_9
- VTT_10
- VTT_11
- VTT_12
- VTT_13
- VTT_14
- VTT_15
- VTT_16
- VTT_17
- VTT_18
- VTT_19
- VTT_20
- VTT_21
- VTT_22
- VTT_23
- VTT_24
- VTT_25
- VTT_26
- VTT_27
- VTT_28
- VTT_29
- VTT_30
- VTT_31
- VTT_32
- VTT_33
- VTT_34
- VTT_35
- VTT_36
- VTT_37
- VTT_38
- VTT_39
- VTT_40
- VTT_41
- VTT_42
- VTT_43
- VTT_44
- VTT_45
- VTT_46
- VTT_47
- VTT_48
- VTT_49
- VTT_50
- VTT_51
- VTT_52
- VTT_53
- VTT_54
- VTT_55
- VTT_56
- VTT_57
- VTT_58
- VTT_59
- VTT_60
- VTT_61
- VTT_62
- VTT_63
- VTT_64
- VTT_65
- VTT_66
- VTT_67
- VTT_68
- VTT_69
- VTT_70
- VTT_71
- VTT_72
- VTT_73
- VTT_74
- VTT_75
- VTT_76

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title: **GMCH (4 of 5)**

Size: A3 Document Number: **LWG2** Rev: **SA**

Date: Saturday, June 10, 2006 Sheet 9 of 52



NORMAL TYPE



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

DDR2 Socket

Size Custom Document Number LWG2 Rev SB

Date: Saturday, June 10, 2006 Sheet 11 of 52

Put decap near power(0.9V) and pull-up resistor

DDR_VREF_S0

Module RN55 (56R2J-4-GP)

- Pin 8: M_CKE2 7,11
- Pin 7: M_B_BS#2 8,11
- Pin 6: M_A_A[13..0] 8,11
- Pin 5: M_B_A[13..0] 8,11
- Pin 4: M_B_A9
- Pin 3: M_B_A12
- Pin 2: M_ODT1 7,11
- Pin 1: M_ODT3 7,11

Module RN62 (56R2J-4-GP)

- Pin 8: M_B_A5
- Pin 7: M_B_A3
- Pin 6: M_B_A1
- Pin 5: M_B_A10
- Pin 4: M_B_A10
- Pin 3: M_ODT2 7,11
- Pin 2: M_CS# 7,11
- Pin 1: M_B_RAS# 8,11

Module RN60 (56R2J-4-GP)

- Pin 8: M_B_A13
- Pin 7: M_B_A13
- Pin 6: M_B_A13
- Pin 5: M_B_A13
- Pin 4: M_B_A13
- Pin 3: M_B_A13
- Pin 2: M_B_A13
- Pin 1: M_B_A13

Module RN59 (56R2J-4-GP)

- Pin 8: M_B_A0
- Pin 7: M_B_A2
- Pin 6: M_B_A4
- Pin 5: M_B_BS#1 8,11
- Pin 4: M_B_BS#1 8,11
- Pin 3: M_B_BS#1 8,11
- Pin 2: M_B_BS#1 8,11
- Pin 1: M_B_BS#1 8,11

Module RN54 (56R2J-4-GP)

- Pin 8: M_B_A6
- Pin 7: M_B_A7
- Pin 6: M_B_A11
- Pin 5: M_CKE3 7,11
- Pin 4: M_CKE3 7,11
- Pin 3: M_CKE3 7,11
- Pin 2: M_CKE3 7,11
- Pin 1: M_CKE3 7,11

Module RN61 (56R2J-4-GP)

- Pin 8: M_B_BS#0 8,11
- Pin 7: M_B_WE# 8,11
- Pin 6: M_CS# 7,11
- Pin 5: M_B_CAS# 8,11
- Pin 4: M_B_CAS# 8,11
- Pin 3: M_B_CAS# 8,11
- Pin 2: M_B_CAS# 8,11
- Pin 1: M_B_CAS# 8,11

Module RN63 (56R2J-4-GP)

- Pin 8: M_A_A13
- Pin 7: M_A_A13
- Pin 6: M_A_A13
- Pin 5: M_A_A13
- Pin 4: M_A_A13
- Pin 3: M_A_A13
- Pin 2: M_A_A13
- Pin 1: M_A_A13

Module RN65 (56R2J-4-GP)

- Pin 8: M_A_BS#1 8,11
- Pin 7: M_A_BS#1 8,11
- Pin 6: M_A_BS#1 8,11
- Pin 5: M_A_BS#1 8,11
- Pin 4: M_A_BS#1 8,11
- Pin 3: M_A_BS#1 8,11
- Pin 2: M_A_BS#1 8,11
- Pin 1: M_A_BS#1 8,11

Module RN66 (56R2J-4-GP)

- Pin 8: M_A_BS#0 8,11
- Pin 7: M_A_WE# 8,11
- Pin 6: M_A_CAS# 8,11
- Pin 5: M_CS# 7,11
- Pin 4: M_CS# 7,11
- Pin 3: M_CS# 7,11
- Pin 2: M_CS# 7,11
- Pin 1: M_CS# 7,11

Module RN56 (56R2J-4-GP)

- Pin 8: M_CKE0 7,11
- Pin 7: M_A_BS#2 8,11
- Pin 6: M_CKE0 7,11
- Pin 5: M_CKE0 7,11
- Pin 4: M_CKE0 7,11
- Pin 3: M_CKE0 7,11
- Pin 2: M_CKE0 7,11
- Pin 1: M_CKE0 7,11

Module RN64 (56R2J-4-GP)

- Pin 8: M_A_A6
- Pin 7: M_A_A7
- Pin 6: M_A_A11
- Pin 5: M_CKE1 7,11
- Pin 4: M_CKE1 7,11
- Pin 3: M_CKE1 7,11
- Pin 2: M_CKE1 7,11
- Pin 1: M_CKE1 7,11

Module RN67 (56R2J-4-GP)

- Pin 8: M_A_A5
- Pin 7: M_A_A3
- Pin 6: M_A_A1
- Pin 5: M_A_A10
- Pin 4: M_A_A10
- Pin 3: M_A_A10
- Pin 2: M_A_A10
- Pin 1: M_A_A10

**Put decap near power(0.9V)
and pull-up resistor**

The diagram shows a PCB layout for the DDR2 VREF_S0 signal. It features two horizontal signal traces, one for the top and one for the bottom. Each trace is populated with a series of decoupling capacitors (C435, C419, C413, C387, C386, C411, C384, C412, C438, C385, C391 on the top; and C418, C396, C415, C434, C436, C398, C397, C409, C408, C407, C437 on the bottom). The capacitors are labeled with their values (e.g., 22Z, 10Z, 10Z, 22Z, 10Z, 22Z, 10Z, 22Z, 10Z, 22Z, 10Z) and their footprints (e.g., SCD1U16V22Z, SCD1U16V10Z). Pull-up resistors (R435, R419, R413, R387, R386, R411, R384, R412, R438, R385, R391 on the top; and R418, R396, R415, R434, R436, R398, R397, R409, R408, R407, R437 on the bottom) are placed near the capacitors. The signal traces are connected to a common ground plane at the right end. The layout is annotated with the text "Put decap near power(0.9V) and pull-up resistor".

1D8V_S3

Place these Caps near DM1

C734 SC2D2U6D3V3MX-1.GP

C735 SC2D2U6D3V3MX-1.GP

C394 SC2D2U6D3V3MX-1.GP

C395 SC2D2U6D3V3MX-1.GP

C417 SC2D2U6D3V3MX-1.GP

C389 SCD1U16V2ZYS6P

C414 SCD1U16V2ZYS6P

C388 SCD1U16V2ZYS6P

C410 SCD1U16V2ZYS6P

16V2ZYS6P

Place these Caps near DM2

1D8V_S3

C733 SC2D2U6D3V3MX-1-6P

C392 SC2D2U6D3V3MX-1-6P

C390 SC2D2U6D3V3MX-1-6P

C759 SC2D2U6D3V3MX-1-6P

C761 SC2D2U6D3V3MX-1-6P

C382 SCD1U16V22YSR16V22YSR16V22YSR16V22Y-2GP

C383 SCD1U16V22YSR16V22YSR16V22YSR16V22Y-2GP


C416 SCD1U16V22YSR16V22YSR16V22YSR16V22Y-2GP

C393 SCD1U16V22YSR16V22YSR16V22YSR16V22Y-2GP

DM2


1D8V_S3

Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.


Hsync & Vsync level shift






CRT I/F & CONNECTOR



DDC_CLK & DATA level shift



TV OUT CONN





<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT/TV Connector**


Size: A3 Document Number: **LWG2** Rev: **SA**

Date: Saturday, June 10, 2006 Sheet 14 of 52






緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
ICH7-M (4 of 4)			
Size A3	Document Number		Rev
	LWG2		SA
Date:	Saturday, June 10, 2006	Sheet 18 of	52




TEMP.	Digital Output Data Bits			
	Sign	MSB	LSB	EXT
+127.875	0	111	1111	111
+126.375	0	111	1110	011
+25.5	0	001	1001	100
+1.75	0	000	0001	110
+0.5	0	000	0000	100
+0.125	0	000	0000	001
-0.125	1	111	1111	111
-1.125	1	111	1110	111
-25.5	1	110	0110	100
-55.25	1	100	1000	110
-65.000	1	011	1111	000




Thermal Get Setting			
Sensor	Setting	T6	T7
Sensor 0	CPU DTS	98	100
Sensor 1	G792-1 CPU	98	100
Sensor 2	G792-2 System	78	83
Sensor 3	G792-3 VGA	110	115



SATA Connector







Finger Print







CDROM Connector








BLUETOOTH MODULE CONNECTOR



MDC 1.5 CONN




USB PORT




<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB and MDC I/F			
Size A3	Document Number	Rev	
	LWG2	SA	
Date:	Saturday, June 10, 2006	Sheet 21 of	52





Mini Card Connector




Place near MINIC2




1394 Connector




Bottom VIEW



PCMCIA Socket

**Cardbus I/F**


Power switch



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title				PCMCIA			
Size A3	Document Number						Rev
	LWG2						SA
Date:	Saturday, June 10, 2006			Sheet	27	of	52




- 1) When GPIO0 is asserted, AMP should be muted.
- 2) SPDIFO should be turned off when not used.

Configuration:
(3 External Jacks, 1 internal Mic, 1 stereo output Speaker Amp.


Pin	Symbol	Location	Re-tasking
35/36	FRONT	AMP, Jack1	AMP output, line input
39/41	SURR	X	X
43/44	CEN/LEFT	X	SURR-VREFO-L/R
45/46	SIDESURR	X	SIDESURR-L is MIC2-VREFO-R, SIDESURR-R is LINE2-VREFO-R
23/24	LINE1	Jack 2	Line input, line output
21/22	MIC1	Jack 3	Mic input, line output
14/15	LINE2	X	X
16/17	MIC2	Int. Mic	Mic input




AUDIO OP AMPLIFIER




Internal SPKR



MIC-In



Line-Out



<Variant Name>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Audio AMP G1421B / Jack
-------	--------------------------------




Size A3	Document Number LWG2	Rev SA
------------	--------------------------------	------------------

Date: Saturday, June 10, 2006 Sheet 29 of 52

For S/W Debug





COVER SWITCH



2nd source: 20.K0198.025



LAUNCH BD CONN





Keyboard matrix (from vendor


	US	Eur	Jap	Ohter
MATRIXID0#	1	0	1	0
MATRIXID1#	1	1	0	0

	Low Active
PSW_CLR#	1 - 5 ON
NC	2 - 6 ON
KBC_MATRIX1	3 - 7 ON
KBC_MATRIX2	4 - 8 ON

TOUCH PAD




```
Planar
ID(2,1,0)
SA: 0,0,0
SB: 0,0,1
-1m: 0,1,0
-2: 0,1,1
```





GOLDEN FINGER FOR DEBUG BOARD







Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46



A15	(B1)
A14	(B2)
⋮	⋮
A2	(B14)
A1	(B15)

(BOTTOM VIEW)


Aux Power




Run Power




CPU_CORE
Intersil ISL6262




TPS51124
1D8V/1D05V




Charger Max8725



TPS51120
5V/3D3V



Adapter



Place close to phase 1 choke
If NTC=330Kohm, R10=8.66K

H_VID[0..6]

37,38,40,45 CPUCORE_ON
16 PM DPRSLPVR
4,15 H DPRSLP#
3 CLK_EN#

Switching Frequency=300KHz

PL
PH
VSS_SENSE
VCC_SENSE

When test without cpu,
R183 & R184 change to 0 ohms
If VCC_SENSE and VSS_SENSE pins have pulled
resistors to VCC_CORE_S0
==> Remove R183/R184

PGOOD
Power good open-drain output.
Will be pulled up externally by
a 680. resistor to VCCP or 1.9k. to 3.3V.

SA change to close gap

Place close to phase 1 choke

Load Line


OCP>=55A

<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU Vcore Power_1**

Size A3	Document Number	Rev SA
Date: Saturday, June 10, 2006		Sheet 35 of 52



SA change to close gap



	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	290k/CH1 440k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	Switcher OFF	not use	Switcher ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on

Iomax=11A
Qg=9.8nC,
Rdson=20~25mohm

Iomax=11A
Qg=9.8nC,
Rdson=19.6~24mohm

Iomax=11A
Qg=9.8nC,
Rdson=20~25mohm

Iomax=11A
Qg=9.8nC,
Rdson=19.6~24mohm


$$V_{out}=1V \cdot (R1+R2)/R2$$

For TPS51120,
Vout=5V

1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.


Vout=3.3V

1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.




5V Iomax=6A
OCP>12A

NEC 220uF, V size
ESR=25mohm
Iripple=2.2A




SA change to close gap





3D3V Iomax=6A
OCP>12A



NEC 220uF, V size
ESR=25mohm
Iripple=2.2A



1D05V_S0/7A
OCP>=14A



1D8V / 7.0A
OCP>=14A



Panasonic 220uF ESR=15mohm
Iripple=2.7A

16,30,40 PM_SLP_S5<>>
16,18,30,33,40,49 PM_SLP_S3<>>

1D05V Iomax=7A
OCP>14A

Voutsetting=1.051V

$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$
 $I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in}))$

$$V_{out} = 0.75V * (R1 + R2) / R2$$

Panasonic 220uF ESR=15mohm
Iripple=2.7A


	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	283k/CH1 346k/CH2	346k/CH1 423k/CH2





<Variant Name>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	TPS51124 1D8V_S3/1D05V_S0		
Size	A3	Document Number	SA
Date	Saturday, June 10, 2006	Sheet	38 of 52






ADAPTER IN CIRCUIT



MAIN BATTERY CONNECTOR



<Variant Name>


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AD/BATT CONN			
Size A3	Document Number LWG2		Rev SA
Date:	Saturday, June 10, 2006	Sheet 41 of	52

PCIE TEST PADS
PCIE TEST POINTS MUST BE WITHIN 250 MILS
OF THE ASIC BALL WITH POSITIVE AND NEGATIVE
SIGNALS THE SAME DISTANCE

7 PEG_RXP[15..0] <<< PEG_RXP[15..0]
7 PEG_RXN[15..0] <<< PEG_RXN[15..0]
7 PEG_TXP[15..0] >>> PEG_TXP[15..0]
7 PEG_TXN[15..0] >>> PEG_TXN[15..0]

PCIE SIGNALS CONNECT TO ROOT COMPLEX

REFER TO PCI EXPRESS DESIGN GUIDE
FOR RECOMMENDED AC COUPLING CAPS
PLACEMENT ALONG THE TX INTERCONNECT



M54P: 71.0M54P.A0U
M56P: 71.0M56P.B0U

VGA THERMAL SENSOR



Place near GPU

IT IS REQUIRED TO DESIGN IN A THERMAL SENSOR
TO FACILITATE THERMAL EVALUATION AND TO PROTECT THE ASIC

PCIE-EXPRESS
INTERFACE

Calibration

Tie To VSS


Calibration

Tie To VSS



FOR M26X
PCIE_CALRN = 100R
PCIE_CALRP = 150R
PCIE_CALI = 10K
FOR M52P,M54P,M56P
PCIE_CALRN = 2K
PCIE_CALRP = 562R
PCIE_CALI = 1.47K

MEM_ID0	MEM_ID1	MEM_ID2	MEM_ID3	MEM	SIZE	VENDOR	CHIPS
1	0	1	0	64M	16M*16	Infineon	x2
1	1	1	0	64M	16M*16	Hynix	x2
0	1	1	0	128M	16M*16	Samsung	x4
0	0	1	0	256M	32M*16	Infineon	x4
0	1	0	0	128M	16M*16	Hynix	x4
1	0	0	0	128M	16M*16	Hynix	x4
0	0	0	0	256M	32M*16	Hynix	x4




When no ROM is attached, GP[0][9] is set to 0.
GP[0][13:12] is used to select the frame buffer aperture size.
GP[0][13:12] = 00: 128M frame buffer, same as ROM strap 00
GP[0][13:12] = 01: 256M frame buffer, same as ROM strap 01
GP[0][13:12] = 10: 64M frame buffer, same as ROM strap 10
GP[0][13:12] = 11: reserved, same as ROM strap 11


<Variant Name>

Title		
Size A3		
Date: Saturday, June 10, 2006		
Sheet 42 of 52		
Rev SA		
Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchi, Taipei Hsien 221, Taiwan, R.O.C.		
ATI M5X-P PCIE 1/4		
LWG2		

Modulation Rate		
SEL1	SEL0	Center Spread
L	L	+ -0.5%
L	H	+ -1.0%
H	L	+ -1.5%
H	H	No Spread




EC: N060188



VOLTAGE DIVIDER 3.3V MEM SS
MODOUT TO 1.2V XTALIN/OUT
adjust SWING at 1.2v

VIDEO & MULTIMEDIA




緯創資通
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


ATI M5X-P IO 2/4

Size	Document Number	Rev
A3	LWG2	SA

Date: Saturday, June 10, 2006 Sheet 43 of 52



Ch-A
FOR M52P,M54P,M26X
PIN B25 IS MA12 (BA0)
PIN C25 IS MA13 (BA1)
PIN E29 IS MA15 (BA2)
PIN E27 IS MA14
FOR M56P
PIN B25 IS MA14 (BA0)
PIN C25 IS MA15 (BA1)
PIN E29 IS MA13 (BA2)
PIN E27 IS MA12





Ch-B
FOR M52P,M54P,M26X
PIN H2 IS MAB12 (BA0)
PIN H3 IS MAB13 (BA1)
PIN D5 IS MAB15 (BA2)
PIN F5 IS MAB14
FOR M56P
PIN H2 IS MA14 (BA0)
PIN H3 IS MA15 (BA1)
PIN D5 IS MA13 (BA2)
PIN F5 IS MAB12

MAB12_14, 47, 48
TP10 TPAD28
B_BA0 47, 48
B_BA1 47, 48

For GDDR2

47 RASB0# <<< RASB0#
47, 48 RASB1# <<< RASB1#
47 CASB0# <<< CASB0#
47, 48 CASB1# <<< CASB1#
47 WEB0# <<< WEB0#
47, 48 WEB1# <<< WEB1#
47 CSB0_0# <<< CSB0_0#
47, 48 CSB1_0# <<< CSB1_0#
47 CKEB0 <<< CKEB0
47, 48 CKEB1 <<< CKEB1
47 CLKB0 <<< CLKB0
47 CLKB0# <<< CLKB0#
48 CLKB1 <<< CLKB1
48 CLKB1# <<< CLKB1#
47, 48 RDQSB[7..0] <<< RDQSB[7..0]
47, 48 DQMB# [7..0] <<< DQMB# [7..0]
47, 48 MDB[63..0] <<< MDB[63..0]
47, 48 MAB[11..0] <<< MAB[11..0]
47, 48 WDQSB[7..0] <<< WDQSB[7..0]







for VGATE_PWRGD have abnormal ripple when S0 power on , it may cause by 5V_S0(Vcc Power)

CONNECT THESE VDD25 PINS TO 2.5V FOR M52P,M54P,M56P
THESE VDD25 PINS ARE NO CONNECT FOR M26X

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

ATI M5X-P Power 4/4
LWG2
Rev SA

Date: Saturday, June 10, 2006 Sheet 45 of 52



RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
For the value, it can be read by the number before R. (R means resistor)
For the tolerance, it can be read from the last letter.
For the rating, we don't show on the symbol name.
For the size, R2=>0402, R3=>0603, R5=>0805,.....

General Guidelines:

- BBN and BBP must ramp up before or at the same time as VDDC but not after.
- VDDC and MVDDC must be ramped up first, followed by PCIE_VDDR_12, PCIE_PVDD12, VDD25, VDDR1 and VDDR3 (and other I/O powers).
- All powers must be ramped up within 5ms of each other (from the ramp of VDDC to 90% of VDDR3).
- VDD25 can be ramped with VDDC or VDDR1 but it cannot be ramped later than VDDR1.
- The power down is the opposite of the power on sequence: VDDR3/VDDR1 -> VDD25 ->VDDC/MVDDC/BBN/BBP.

Due to the level shifter design in the memory I/Os, in order to avoid over-stressing the thin oxide transistors when VDDR1 is powered on but VDDC is not, VDDC must ramp up before VDDR1. Similarly, VDDC must ramp up before VDDR3. The level shifter design is a function of the transistor types used in 90nm technology and of the voltage level support. The drawback of ramping up VDDC before the I/O voltages (such as VDDR1 and VDDR3) is that parasitic P/N junctions are forward biased, thus creating a conduction path. These conduction paths will pump up VDDR1 (from the memory I/Os) and VDDR3 (from the GPIOs).

The real power up sequence will appear as follows:

Figure 2-2. Real Power Up Sequence

As long as MVDDC ramps up with VDDC, the pump voltage on VDDR1 should be all right since the DRAM spec will not be violated.

CAPACITOR




Symbol name	Value	Tolerance (J: +/-5, K: +/-10, M: +/-20, Z: +80/-20)	Rating (X5R / X7R < 80%, Y5V/Y5U/Z5U < 1/3)	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
Capacitor type + value + rating + size + tolerance + material
SCD1U10V2MX-1
SC=> SMT Ceramic, TC=> POS cap or SP cap
D1U => 0.1uF
10V => the voltage rating is 10V
2=> 0402, 3=>0603, 5=>0805
M=>tolerance J, K, M, Z
X=> X7R/X5R, Y=> Y5V
-1 => symbol version, nonsense to EE characteristic

<Variant Name>

緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
ATI M5X-P POWER SEQUENCE			
Size	Document Number	Rev	SA
A3	LWG2		
Date: Saturday, June 10, 2006		Sheet	46 of 52

CHAN B DDR2 84BGA 32MX16 MEMORY



72.55616.C0U IC VRAM HY5PS561621A-25GP FBGA(16M*16, 350Mhz) Hynix-128M
 72.18256.B0U IC VRAM HYB18T256161AFL25 BGA (16M*16, 350Mhz) Infineon-128M
 72.18512.A0U IC VRAM HYB18T512161BF-25 BGA (32M*16, 400Mhz) Infineon-256M

<Variant Name>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM 1/2**

Size: A3 Document Number: **LWG2** Rev: SA

Date: Saturday, June 10, 2006 Sheet: 47 of 52

FAN5234 FOR VGA_Core



$$R_{lim} = (11.2 / I_{lim}) * ((100 + R_{sense}) / R_{dson})$$

POWERPLAY:

M56 : 1.2 / 0.95 V

high (3.3V) = set lower core voltage (e.g. VDDC = 0.95V)

low (0V) = set higher core voltage (e.g. VDDC = 1.2V)

High :R35 + R32 set Vout to 0.949875V.

Low : R33 set Vout to 1.19925V.

R32 = 10KR2, R33 = 665R3F

Not a member? [Join now!](#)

M54/M56 : 1.1 / 0.95 V

High :R35 + R32 set Vout to 0.9503V.

Low : R11 set V_{out} to 1.0989V

R32 = 5K9R2 R11 = 442R2


R32 - 5K9R2, R11 - 442R2.

M52 : 0.95V but don't card it (1.0V)

M52 : 0.95V, but don't card it.(I don't mount Q0

don't mount Q9
B25 + B21 not Mount to 0.0004V

ATI M5x VGA Core			
VGA	Ver.	Normal	PowerPlay
M52	A12	1.0	0.95/1.0
M54	A12	1.1	0.95/0.95
M56		1.2	0.95
	B24	1.1	0.95/0.95



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA CORE 1D1V

Size

Document Number	
-----------------	--




per

Rev




Date: Saturday, June 10, 2006


Sheet

52



BOTTOM SIDE:





SA change to SB version change notes

- 1. Page 16 _ C773,C807,C811 for OC# cap -->Dimmy
- 3. Page 18 _ modify Q36/Q37 mirror
- 4. Page 50 _ Adds EMI Spring SW2,SW3, SW4 & K5 -- >34.49U26.001
- 5. Page 16 _ Adds R47 for MDC detect function -- > MDC_KILL# to SB GPIO24
- 6. Page 21 _ Adds R850,R844 for USB pull low
- 7. Page 21 _ Adds R25,R26,R38 for USB control to SB GPIO 25/26/27 pin (if use KBC GPIO then Dimmy)
- 8. Page 21 _ Adds R39,R40,R46 for USB control to KBC GPIO P-25/26/27 pin (if use SB GPIO then Dimmy)
- 9. Page 21 _ Add D44 for MDC_KILL#
- 10. Page 50 _ Adds EMI 5 pcs 0.1uF cap
- 11. Page 19 _ Adds TP118,TP119 tesr pad for test
- 12. Page 19 _ mirror L12,L13
- 13. Page 50 _ K4 Dimmy -- > BOM change
- 14. Page 14 _ L17,L18,L19 change to 47 Ohm -- >68.00084.271
- 15. Page 23 _ EC2 change to 78.1022N.24L
- 16. Page 15 _ adds R553 for ACZ_RST# signal to MDC & ALC883
one signal ACZ_RST_ALC# to audio to page 28
one signal ACZ_RST_MDC# to modem detect page 21
- 17. Page 21 _ adds R69 for D44 pull-hi-->63.10334.1DL
- 18. Page 35/37/38/40/49_Power Open Gap change to Power Close Gap
- 19. Page 31_ Wireless-BT & NOVO-BT pin change
- 20. Page 50_ K5 Dimmy

Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Monday, June 12, 2006	Sheet 52 of 52