

MK2/DU-1-Note Block Diagram -- Intel Calpella

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : SVCC
LAYER 6 : IN3
LAYER 7 : SGND1
LAYER 8 : BOT

Thermal Sensor
Page 30

Arrandale CPU SFF
Page 4, 5, 6, 7, 8, 9, 10

DDR3 SO-DIMM 1 STD
Page 17

DDR3 SO-DIMM 2 RVS
Page 18

Clock Gengerator ICS9LRS3197
Page 03

11.6" HD (1366x768) LCD or
Page 19

CRT
Page 20

HDMI
Page 21

Level Shifter PS8101
Page 21

HP/Mic Audio Jack
Page 22

HDA CODEC CX20582 - 11z
Page 22

Internal MIC
Page 22

Internal SPK
Page 22

ME FW
Page 12

Ibex Peak-M Intel(R) 5 Series Express Chipset
27 mm x 25 mm FCBGA
Page 11, 12, 13, 14, 15, 16

ITE8502E
Page 32

SPI Flash
Page 32

Accelerometer (APS)
Page 29

Int. KB
Page 28

T/P
Page 28

Battery
Page 34

Charger
Page 34

PCI-e/USB

Mini PCIe Slot
Page 26

WLAN Module

PCI-e/USB

Mini PCIe Slot
Page 27

WWAN Module

SIM Card
Page 27

PCI-e

10/100/1G Ethernet Realtek RTL8111DL
Page 21

RJ-45
Page 21

SATA

2.5" HDD / SSD Module (Option)
Page 23

USB

Card Reader Realtek RTS5159
Page 25

3 in 1 Socket SD/MMC/MS/MS-Pro
Page 25

USB

USB PORT X 3
Page 24

USB

Camera Conn.
Page 19

Camera Module

USB

Bluetooth (BDC-2)
Page 29

PAGE#	DESCRIPTION	NOTE
1	BLOCK DIAGRAM	
2	SYSTEM INFORMATION	
3	Clock Generator	
4	Processor 1/7(HOST&PCI)	
5	Processor 2/7(DDR3)	
6	Processor 3/7(POWER1)	
7	Processor 4/7(POWER2)	
8	Processor 5/7(POWER3)	
9	Processor 6/7(CFG)	
10	Processor 7/7(GND)	
11	PCH 1/6 (DMI&VIDEO)	
12	PCH 2/6 (SATA&HDA&JTA)	
13	PCH 3/6 (PCI)	
14	PCH 4/6 (GPIO)	
15	PCH 5/6 (POWER)	
16	PCH 6/6 (GND)	
17	DDR3 (A) SO-DIMM RVS	
18	DDR3 (B) SO-DIMM STD	
19	LCD/CAMERA	
20	CRT/HDMI CONN	
21	LAN(RTL8103EL/8111DL)	
22	AUDIO (CX20582, SPK)	
23	SATA HDD	
24	USB x 3	
25	Card Reader-RTS5159	
26	WLAN	
27	WWAN	
28	KB/TP	
29	BT/G-SENSOR	
30	FAN/Thermal	
31	SW/LED/RFID_EEPROM	
32	KBC IT8502E	
33	Screw Hole/EMI	
34	POWER_Charger (ISL88731A)	
35	POWER_3V/5V (RT8206BGQW)	
36	POWER_CPU CORE (RT8152C)	
37	POWER_DDR3 (UP6163AQAG)	
38	POWER_1.05V&1.8V RT8204CG	
39	POWER_Discharge	
40	POWER_GFX_CORE (RT8152C)	
41		
42		






Power States						
POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN	
VIN	10V~+20V	23,32,43,44,45,46,47,48,49,50	MAIN POWER		S0~S5	
+3VRTC	+3.0V~+3.3V	9,12,41	RTC		S0~S5	
3VPCU	+3.3V	9,23,27,30,32,35,39,41,43,44,47	ITE8052 POWER	3V5V_EN	S0~S5	
5VPCU	+5V	14,43,44,45,46,47,49,50	DC/DC POWER IC SOURCE	3V5V_EN	S0~S5	
+15V	+15V	23,38,43,45,46,47	LARGE POWER	3V5V_EN	S0~S5	
LANVCC	+3.3V	27,43	LAN POWER	LAN_ON		
5V_S5	+5V	12,29,30,43	PCH SUS POWER	S5_ON	S0~S3	
3V_S5	+3.3V	8,9,10,11,12,43,52	Sys Management,PCH Resume Well,Intel HD Audio,USB,WLAN WIMAX POWER	S5_ON	S0~S3	
5VSUS	+5V	23,39,43,48	SLP_S4# CTRLD POWER	SUSON	S0~S3	
3VSUS	+3.3V	14,15,30,34,41,43,49	SLP_S4# CTRLD POWER	SUSON	S0~S3	
1.5VSUS	+1.5V	4,6,14,15,43,45,46,49,50	SODIMM POWER	SUSON	S0~S3	
0.75VSMDDR_VTERM	+0.75V	14,15,43,45	DDR3 SODIMM REFERENCE POWER	MAIN_ON	S0	
+5V	+5V	12,18,23,24,25,26,28,35,37,41,43,44	SLP_S3# CTRLD POWER	MAIN_ON	S0	
+3V	+3.3V	3,4,8,9,10,11,12,14,15,17,23,25,26,27,28,29,30,31,32,33,34,36,37,38,39,40,41,43,44,45,46,47,48,50,52	SLP_S3# CTRLD POWER	MAIN_ON	S0	
+1.8V	+1.8V	6,12,17,18,21,22,33,43,50	LVDS,NVM POWER	MAIN_ON	S0	
+1.5V	+1.5V	12,18,19,20,31,32,34,45,46	Mini PCIe,Express Card POWER	MAIN_ON	S0	
+1.05V_VTT	+1.05V	4,6,11,12,43,46,48,52	AuBurndale VTT POWER	MAIN_ON	S0	
+1.05V_PCH	+1.05V	3,10,12,43,46,52	PCH CORE POWER	1.05V_RUN_ON	S0	
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,43,49	VGA CORE POWER	GFXVR_EN	S0	
VCC_CORE		6,43,48	CPU CORE POWER	VRON	S0	
LCDVCC	+3.3V	23	LCD Power	ENVDD	S0	
+5V_HDD	+5V	28	HDD Power	MAIN_ON	S0	
BAT-V	+10V~+17V	44	MAIN BATTERY	CHG_PBATT	S0~S5	

PCH SM BUS


SB710 SMBUS	SMBUS Function Define
SMBCLK0 SMBDAT0 (+3V)	DDR / DDR THER / CLOCK GEN
SMBCLK1 SMBDAT1 (+3V_S5)	LAN IC//WI-FI
SMBCLK2 SMBDAT2 (+3V_S5)	not used

KBC(EC) SM BUS

KBC SMBUS (+3VPCU)	SMBUS Function Define
MBCLK MBDAT	BATTERY (+3VPCU)
2ND_MBCLK 2ND_MBDATA	CPU THER SENSOR(+3V) EC EEPROM (+3VPCU)
3ND_MBCLK 3ND_MBDATA	G-SENSOR(+3VS5)






	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz







Layout Note: Place these resistors near Processor





AUBURNDADE PROCESSOR (DDR3)


05












ARRANDALE PROCESSOR (GND)

10





PROJECT :MK2-Intel

Quanta Computer Inc.

Size
Custom

Document Number
<Doc>

Date: Wednesday, June 23, 2010

Rev
1C

PROCESSOR 7/7 (GND)

Sheet 10 of 42

Digital Display Interface

Display port A

SDVO_TVCLKINP BG46
SDVO_TVCLKINP BG46
SDVO_STALLN B348
SDVO_STALLP BG49
SDVO_INTN BF45
SDVO_INTP BH49

SDVO_CTRLCLK T51
SDVO_CTRLDATA T53

DPDE_AUXN BG44 R357 *1K 4
DPDE_AUXP R358 *1K 4
DPDE_HPD AL38 DPB_HPD_Q

DPDE_0N BD42 DPB_LANE0_N
DPDE_0P BC42 DPB_LANE0_P
DPDE_1N B342 DPB_LANE1_N
DPDE_1P BG42 DPB_LANE1_P
DPDE_2N BB40 DPB_LANE2_N
DPDE_2P BB40 DPB_LANE2_P
DPDE_3N AW38 DPB_LANE3_N
DPDE_3P BA38 DPB_LANE3_P

Display port B

SDVO

Display port C

DDPC_CTRLCLK Y49
DDPC_CTRLDATA AB49





DDPC_AUXN BE44
DDPC_AUXP BD44
DDPC_HPD AV44

DDPC_0N BE40
DDPC_0P BD49
DDPC_1N BE44
DDPC_1P BH41
DDPC_2N BD38
DDPC_2P BC38
DDPC_3N BB36
DDPC_3P BA39


DDPD_CTRLCLK U50
DDPD_CTRLDATA U52

DDPD_AUXN BC46
DDPD_AUXP BD49
DDPD_HPD AT35



DDPD_0N B340
DDPD_0P BG40
DDPD_1N B338
DDPD_1P BG39
DDPD_2N BE37
DDPD_2P BH37
DDPD_3N BD39
DDPD_3P BA39





IBEX PEAK-M (HDA, JTAG, SATA)





RTC P/N: AHL03002009 (CR2025)
Don't support chargeable Battery







Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R651, R652, R650 & R653 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.



13






IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)






SV_SET_UP 1-X High = Strong (Default)

Board ID For Function	ID3 GPIO39	ID2 GPIO38	ID1 GPIO37	ID0 GPIO36
DU1-SDV	0	0	0	0
MK2-SDV	0	0	0	1
DU1-SIT1(FL6)	0	0	1	0
MK2-SIT1(FL7)	0	0	1	1
DU1-SIT2(FL6)	0	1	0	0
MK2-SIT2(FL7)	0	1	0	1









1.5V_SUS

C194 10U/6.3V/X5R_6

C190 10U/6.3V/X5R_6

C186 10U/6.3V/X5R_6

C227 10U/6.3V/X5R_6

C228 10U/6.3V/X5R_6

C229 10U/6.3V/X5R_6

C189 0.1U/10V/X7R_4

C187 0.1U/10V/X7R_4

C188 0.1U/10V/X7R_4

C224 0.1U/10V/X7R_4

C225 0.1U/10V/X7R_4

C226 0.1U/10V/X7R_4

*C277 330U/2.5V_60

+0.75VSMV/REF_DIM

C230 0.1U/10V/X7R_4

C191 2.2U/6.3V/X5R_6

+3V

C213 2.2U/6.3V/X5R_6

C215 0.1U/10V/X7R_4

+0.75V_DDR_VTT

C193 2.2U/6.3V/X5R_6

C223 0.1U/10V/X7R_4

C238 2.2U/6.3V/X5R_6

C185 0.1U/10V/X7R_4

FOR EMI

LA_CLK#

LA_CLK

C541
*6.8P/50V/NPO_4

C540
*6.8P/50V/NPO_4

FOR EMI

INT_EDIDCLK

INT_EDIDDATA

C6


*2200P/50V/X7R_4

C5

*2200P/50V/X7R_4

The schematic diagram illustrates the VADJ_PWM output stage. It features two input signals: [32] BRIGHT_PWM and [11] INT_DPST_PWM. These signals are connected to a network of resistors R8 and R9, and capacitors C8 and C01. The output is VADJ_PWM. A dashed oval highlights the feedback path containing R9 and C01.

The diagram shows the power supply section of the EC C01. A red line labeled 'GFX_PWR_SRC' is connected to three capacitors: C421 (0.1u/25V/X5R_6), C423 (0.1u/25V/X5R_6), and C417 (*10U/25V/X6S_12). The output of C417 is connected to a network of resistors R263 and R269, which are connected to +5V and Vref. A dashed blue oval encloses R263 and R269, with a label 'EC C01' pointing to it.



ESD protection circuit diagram for USB3- and USB3+ lines. The circuit includes two EC C01 components, each containing a 0.4S resistor (R11, R12) and a diode (L1). The USB3- and USB3+ lines are connected to the diodes. The circuit is protected by a PJSR05 component (U1) connected to +CAM_VCC and GND. The text "FOR ESD" is present at the bottom.

[14] CAMERA_ON#

Q20
CHDTC144EUPT

R283
10K_4

R282
10K_4

C427
2200P/50V/X7R_6



Q19
AOS3413

R265
10K_4

C420
1u/6.3V/XSR_4


C418
0.1u/10V/X7R_4

+CAM_VCC





EQUALIZATION SETTING	
PC1:PC0=0:0	8dB
PC1:PC0=0:1	4dB Recommended
PC1:PC0=1:0	12dB
PC1:PC0=1:1	0dB


LANVCC




LANVCC




Transformer




RJ45 Connector



Pin48
Trace width > 60mil,
Trace length < 200mil



Note 1: The Trace length between L1 and 8111DL's Pin 1 must be within 0.5 cm. C5 and C8 to L1 must be within 0.5cm. Refer to Layout guide for more detail.



Note:

To support Wake-on-Jack or Wake-on-Ring, the CODEC VAUX_3.3 pins must be powered by a rail that is not removed unless AC power is removed.


AVDD_3.3 pin is output of internal LDO. Do NOT connect to external supply.


Layout Note: Path from +5V to LPWR_5.0 and RPWR_5.0 must be very low resistance (<0.01 ohms). Place bypass caps very close to device.

[3,4,11,12,13,14,15,17,18,19,20,21,23,25,26,27,29,30,31,32,33,35,36,38,39]
[11,15,19,20,23,28,30,32,33,39] +3V +5V


22

EC C01






DC Current rating: 3 A (MAX)




DC Current rating: 2 A (MAX)

PROJECT :MK2-Intel
Quanta Computer Inc.

Size Custom	Document Number <Doc>	Rev 1C
SATA HDD		
Date:	Wednesday, June 23, 2010	Sheet 23 of 42

CB0/CB1	Function	Int./Ext. R
0 0	\$5 auto detect	Use Int.R
0 1	Blackberry(choice)	NC
1 0	iPod/iPhone(choice)	Use Ext. R
1 1	\$0 auto detect	NC

Sleep charger notice



EC C03



Rev	1C
-----	----

RTS5159

Note:

For external 48Mhz clock input
pin13 pull high
For external 12Mhz clock input
pin13 floating

Card Reader Model Select

Pin 45	R224	(default)
RTS5159-GR	0 ohm	
RTS5158-GR	N.C	

U35
CF_CD# 13
GPIO0 14
CF_D10 15
CF_D9 16
CF_D2 17
CF_D8/SM_CD# 18
CF_D1/XD_CD# 19
SD_WP 20
SD_CD# 21
SP4 22
SP4 23
SP4 24

XD_CLE/CF_D3 43
XD_CE/CF_D11 42
XD_ALE/CF_D4 41
SD_DAT2/XD_RE#/CF_D12 40
SD_DAT3/XD_WE#/CF_D5 39
CF_D2 38
XD_RDY/CF_D13 37
SD_DATA4/XD_WP#/CF_D6 36
SD_CMD 35
SD_CLK/XD_D0/CF_D14 34
SD_CLK/XD_D1/MS_CLK/CF_D7 33
SD_DATA6/XD_D7/MS_D3/CF_D15 32
CF_C50# 31
MS_INS#/CF_IORD# 30
MS_INS#/CF_IORD# 29
SD_DAT7/XD_D2/MS_D2/CF_IOWR# 28
SD_DATA0/XD_D6/MS_D0/CF_RST# 27
SD_DATA1/XD_D3/MS_D1/CF_IORDY 26
XD_D5/MS_BS/CF_A2 25

AV_PLL_IN 1
VREG_OUT 10
5V_IN 8
A3V3_IN 3
D3V3_OUT 11
A3V3_OUT 7
CARD_3V3_OUT 9
AG33 6
AG_PLL 46
DGND2 32
DGND1 12

SP16 40
SP15 39
SD_CMD 36
SP11 34
SP10 33
MS_INS# 30
SP8 28
SP7 27
SP6 26
MS_BS 25

SD_CLK 43
SD_CMD 36
SD_CLK 34
SD_CMD 35
SD_CLK 33
SD_CMD 32
SD_CLK 31
SD_CMD 30
SD_CLK 29
SD_CMD 28
SD_CLK 27
SD_CMD 26
SD_CLK 25

SD_CLK 43
SD_CMD 36
SD_CLK 34
SD_CMD 35
SD_CLK 33
SD_CMD 32
SD_CLK 31
SD_CMD 30
SD_CLK 29
SD_CMD 28
SD_CLK 27
SD_CMD 26
SD_CLK 25

SD_CLK 43
SD_CMD 36
SD_CLK 34
SD_CMD 35
SD_CLK 33
SD_CMD 32
SD_CLK 31
SD_CMD 30
SD_CLK 29
SD_CMD 28
SD_CLK 27
SD_CMD 26
SD_CLK 25

SD_CLK 43
SD_CMD 36
SD_CLK 34
SD_CMD 35
SD_CLK 33
SD_CMD 32
SD_CLK 31
SD_CMD 30
SD_CLK 29
SD_CMD 28
SD_CLK 27
SD_CMD 26
SD_CLK 25


SD_CLK 43
SD_CMD 36
SD_CLK 34
SD_CMD 35
SD_CLK 33
SD_CMD 32
SD_CLK 31
SD_CMD 30
SD_CLK 29
SD_CMD 28
SD_CLK 27
SD_CMD 26
SD_CLK 25

SD_CLK 43
SD_CMD 36
SD_CLK 34
SD_CMD 35
SD_CLK 33
SD_CMD 32
SD_CLK 31
SD_CMD 30
SD_CLK 29
SD_CMD 28
SD_CLK 27
SD_CMD 26
SD_CLK 25

SD_CLK 43
SD_CMD 36
SD_CLK 34
SD_CMD 35
SD_CLK 33
SD_CMD 32
SD_CLK 31
SD_CMD 30
SD_CLK 29
SD_CMD 28
SD_CLK 27
SD_CMD 26
SD_CLK 25

SD_CLK 43
SD_CMD 36
SD_CLK 34
SD_CMD 35
SD_CLK 33
SD_CMD 32
SD_CLK 31
SD_CMD 30
SD_CLK 29
SD_CMD 28
SD_CLK 27
SD_CMD 26
SD_CLK 25

3 IN 1 CARD READER



EC C01

SD_CLK R209 *0.4S SD_CLK 1

C379
*27P/50V/NPO_4

FOR EMI

CLOSE TO CONN


C349 4.7U/6.3V/X5R_6
C303 0.1U/10V/X5R_4
C307 0.1U/10V/X5R_4
C355 0.1U/10V/X5R_4
C354 0.01U/16V/X7R_4
C304 0.01U/16V/X7R_4
C296 0.01U/16V/X7R_4

+3VCARD


R193
10K_6

Add 10K to GND for +3VCARD discharge


1






Layout Note:
UIM_RESET,UIM_CLK,UIM_DATA routing as short as possible






MiniCard WWAN connector



SIM Card CONN



KEYBOARD






[11,15,19,20,22,23,30,32,33,39]
[12,19,20,21,24,31,32,34,35,38,39]

+5V
3VPCU




28


Touch pad




TRACK POINT



BLUETOOTH





G-SENSOR (2-Axial)




PROJECT :MK2-Intel
Quanta Computer Inc.


FANPWR = 1.6*VSET



CPU thermal protection



EC C06



for Charger


ADDRESS

1 0 0 1 A2 A1 A0 0


MSB LSB

ADDRESS: 9AH

RFID




LED




LOGO LED ON

LOGO LED on panel cover






POWER BUTTON





PROJECT :MK2-Intel
Quanta Computer Inc.

Size Custom	Document Number <Doc> SW/LED/RFID_EEPROM	Rev 1C
Date:	Wednesday, June 23, 2010	Sheet 31 of 42










C82


OP1501/XTR_4

Place these CAPs close to FETs


3VPCU
 $F_s = 500K$
Peak Current : 7.3A
OCP : 9.5A



+0.75V_DDR_VTT
Peak Current: 2A




For S3 Power Saving







+3V, +5V




+1.05V, SMDDR_VTERM




3V_S5, 5V_S5





LANVCC



VCC_CORE



3VSUS, 5VSUS, 1.8VSUS



PROJECT :MK2-Intel
Quanta Computer Inc.

Size Custom Document Number -Doc- Rev 1A
Date: Wednesday, June 23, 2010 Sheet 39 of 42

