

E540

NM-A161 Rev1.0 Schematic

***Intel Haswell Processor with DDRIII + Lynx point PCH
nVIDIA N14P-GV2/ N14M-GL***

2013-07-11 Rev 1.0

Security Classification	LC Future Center Secret Data			Title Cover Page			
Issued Date	2012/12/05	Deciphered Date	2014/12/05	Size Custom	Document Number E540 NM-A161	Rev 1.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Date: Thursday, July 11, 2013	Sheet 1 of 57		

N14P-GV2 2G
N14M-GL 1G
 VRAM 128M*16 *4
 VRAM 256M*16 *4
 Page 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33

Intel CPU
Haswell
rPGA-989
 37.5mm*37.5mm
 Page 5, 6, 7, 8, 9, 10, 11

PCI-Express 16X Gen3
 PEG 0~7

HDMI Conn.
 HDMI1.4b Page 36
 1.65GT/s

eDP Conn.
 Page 35
 3.3V 5.4GT/s

DP

Memory BUS (DDRIII)
Dual Channel
1.35V DDRIII 1066/1333/1600 MT/s
DDR3-SO-DIMM X2
 BANK 0, 1, 2, 3
 UP TO 16G

Small Board

Realtek RTL8111G
 LAN Board

Realtek RTS5227
 USB Charge Port
 Card Reader Board

ODD Board For 15"
 Card Reader Board

CRT Conn.
 Page 35
 CRT

JRJ45 Conn.
 PCIe port 4 Page 42
 PCIe Gen1 1.5V 2.5GT/s

JUCR Conn.
 PCIe port 3 Page 43
 PCIe Gen1 1.5V 2.5GT/s

SATA ODD For 15"
 SATA Port 2 Page 44
 SATA Gen1 Port2 5V 3GHz(150MB/s)

SATA ODD For 14"
 SATA Port 2 Page 45

SATA HDD
 SATA Port 1 Page 44
 SATA Gen3 Port 0 5V 6GHz(600MB/s)

SPI ROM (4MB+8MB)
 Page 17
 SPI BUS 3.3V 33MHz

Intel PCH
Lynx point
695 ball FCBGA
 20mm*20mm
 Page 14, 15, 16, 17, 18, 19, 20, 21, 22

DMI *4 5GT/s

FDI *2 5GT/s

LPC BUS 3.3V 33MHz

Docking Conn
 USB 3.0 Port 1
 Page 51

USB Left
 USB 3.0 Port 2
 USB 3.0 Port 5
 Page 50

Touch panel
 USB 2.0 Port 4
 Page 51

USB Right
 USB 2.0 Port 5
 Sub Board Page 50

Int. Camera
 USB 2.0 Port 13
 Page 34

PCleMini Card
 WLAN
 PCIe Port 5
 USB 2.0 Port 10
 Page 37

mSATA SSD
 SATA Port 0
 Page 37

PCleMini Card
 WWAN
 USB 2.0 Port 11
 Page 38

Codec
COX 20751
 Page 45

SPK Conn.
 Page 46

Int. Comb Conn.
 (Ext MIC & HP)
 Page 34

Click Pad
 SMBus Port3
 Page 47

Track Point
 SMBus
 Page 48

Thermal Sensor
EMC 1403
 SMBus Port3
 Page 40

Security EEPROM
 SMBus Port3
 Page 41

Power Circuit DC/DC
 Page 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62

DC/DC Interface CKT.
 Page 51

Finger Print Conn
 Page 56

POWER/B Conn.
 Page 40

ODD/B Conn.
 page 41

Touch Pad Conn
 Page 56

Click Pad Conn
 Page 55

SIM Conn
 Page 54

Track Point Conn
 Page 53

Debug Port
 Page 45

EC
ITE IT8586E-CX
 Page 47

ADC

G-Sensor
LIS34ALTR
 Page 47

Int. K/B

Int.KBD
 Page 46

Security Classification				LC Future Center Secret Data				Title		Date		Sheet		Rev	
Issued Date				2012/12/05				Deciphered Date		2014/12/05		Thursday, July 11, 2013		1.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.								Size		Document Number		E540 NM-A161			
								Custom				2		57	

Voltage Rails (O --> Means ON , X --> Means OFF)

Power Plane / State	B+	+3VALW +5VALW	+1.5V	+5VS +3VS +1.5VS +VCCSA +V1.5S_VCCP +CPU_CORE +VGA_CORE +GFX_CORE +1.8VS +1.05VS +0.75VS +3.3VS_VGA +1.5VS_VGA +1.05VS_VGA
S0	0	0	0	0
S3	0	0	0	X
S5 S4/AC Only	0	0	X	X
S5 S4 Battery only	0	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

USB Port Table

USB 2.0	USB 3.0	Port	4 External USB Port
			Camera
	XHCI 1	0	
		1	USB Port (Right Side)
		2	USB Port (Left Side)
		3	
		4	
		5	USB Port (Right Side)
		6	
		7	
		8	
		9	
		10	Mini Card(WLAN)
		11	
		12	
		13	Blue Tooth

BOM Structure Table

BOM Structure	BTO Item
HDMI@	HDMI part
CHG@	USB charger part
NOCHG@	No USB charger part
CMOS@	CMOS sensor support part
8171@	QCA8171 LAN part
8171S@	QCA8171 LAN surge part
SURGE@	QCA8171&8172 LAN surge part
X76@	X76 Level part for VRAM
GC6@	NV GC6 support part
NOGC6@	
AOAC@	AOAC support part
KBL@	K7B Light part
ME@	ME part
SLI@	For SLI function part
DS3@	Deep S3 support part
S3@	For S3 function part
GT@	NV chip part
@	Unpop
EDP@	Support EDP panel function
dau1@	Support dau1 channel panel function

SMBUS Control Table

	SOURCE	Main VGA	2nd VGA	BATT	IT8580E	SODIMM	WLAN WiMAX	Thermal Sensor	PCH	CP Module
EC_SMB_CLK1 EC_SMB_DA1	IT8580E +3VALW	X	X	V +3VALW	X	X	X	X	X	X
EC_SMB_CLK2 EC_SMB_DA2	IT8580E +3VS	V +3VS	V +3VS	X	X	X	X	V +3VS	V +3V_PCH	X
PM_SMBCLK PM_SMBDATA	PCH +3V_PCH	X	X	X	X	V +3VS	V +3VS	X	V +3V_PCH	V +3VS

PCIE PORT LIST

Port	Device
1	LAN
2	WLAN
3	
4	Card Reader
5	
6	
7	
8	

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

EC SM Bus2 address

Device	Address
Thermal Sensor EMC1403-2	1001_101xb
Master VGA	0x9E
Slave VGA	0x9C

PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb




Security Classification	LC Future Center Secret Data			
Issued Date	2012/12/05	Deciphered Date	2014/12/05	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				

Title	Notes List			
	Size Custom	Document Number	E540 NM-A161	Rev 1.0
Date:	Thursday, July 11, 2013	Sheet	3	of 57


Hot plug detect for IFP link E

VGA and GDDR5 Voltage Rails (N13Px GPIO)

GPIO	I/O	ACTIVE	Function Description
GPIO0	OUT	-	GPU VID4
GPIO1	OUT	-	GPU VID3
GPIO2	OUT	-	VGA_BL_PWM
GPIO3	OUT	-	VGA_ENVDD
GPIO4	OUT	-	VGA_ENBKL
GPIO5	OUT	-	GPU VID1
GPIO6	OUT	-	GPU VID2
GPIO7	OUT	-	DPRSLPVR_VGA
GPIO8	I/O	-	Thermal Catastrophic Over Temperature
GPIO9	OUT	-	GPIO9
GPIO10	OUT	-	Memory VREF Control
GPIO11	OUT	-	GPU VID0
GPIO12	IN		AC Power Detect Input (10K pull High)
GPIO13	OUT	-	GPU VID5
GPIO14	OUT	-	FB_CLAMP_TOGGLE_REQ#
GPIO15	IN	N/A	(100K pull low)
GPIO16	OUT	-	FRMLCK#
GPIO17	IN	N/A	
GPIO18	IN	-	dGPU_HDMI_HPD
GPIO19	IN	-	HPD_IRQ



1. all power rail ramp up time should be larger than 40us



1. all GPU power rails should be turned off within 10ms
2. Optimus system VDD33 avoids drop down earlier than NVDD and FBVDDQ

Performance Mode P0 TDP at Tj = 102 C* (GDDR5)

Products	GPU (4)	Mem (1,5)	NVCLK /MCLK (MHz)	NVVDD (V)			FBVDD (1.35V) (W)		FBVDDQ (GPU+Mem) (1.35V) (W)		PCI Express (1.05V) (6) (mA)		I/O and PLLVDD (1.8V) (W)		I/O and PLLVDD (1.05V) (W)		Other (3.3V) (mA)	
N13X 128bit 1GB GDDR5	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD


Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_S0	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V


	Device ID		setting	I2C Slave addresses ID
N13P-GT (28nm)	0x0FDB	SMB_ALT_ADDR (ROM_S0 Bit 1)	0	0x9E
			1	0x9C


GPU	ROM_S0	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4	
N13P-GT1 28nm	PU 10K	PU 25K	PU 45K	PD 35K	PD 10K	PU 5K	PD 10K	Master
	PU 20K	PU 25K	PU 45K	PD 35K	PD 10K	PD 5K	PD 10K	Slave

GPU		N13P-GT		
FB Memory (GDDR5)		ROM_SI		
Samsung 2500MHz	K4G10325FG-HC04			
	32Mx32	PD 45K		
Hynix 2500MHz	H5GQ1H24BFR-T2C			
	32Mx32	PD 35K		
Samsung 2500MHz	K4G20325FD-FC04			
	64Mx32	PD 30K		
Hynix 2500MHz	H5GQ2H24MFR-T2C			
	64Mx32	PD 25K		


Security Classification	LC Future Center Secret Data				Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05		VGA Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size Custom	Document Number E540 NM-A161
					Date: Thursday, July 11, 2013	Rev 1.0
					Sheet 4 of 57	







HPD INVERSION FOR EDP



CFG STRAPS For CPU

(CFG[17:0] internal pull high 5 ~15K to VCCIO)

PEG Static Lane Reversal - CFG2 is for the 16x

- CFG2**
- * 1: (Default) Normal Operation; Lane# definition matches socket pin map definition
 - 0: Lane Reversed

Display Port Presence Strap


- CFG4**
- 1: Disabled
 - No Physical Display Port attached to Embedded Display Port
 - * 0: Enabled; An external Display Port device is connected to the Embedded Display Port

PCIe Port Bifurcation Straps


- CFG[6:5]**
- 11: Func 1 Disabled, Func 2 Disabled (x16,---,---)
 - * 10: Func 1 Enabled, Func 2 Disabled (x8,x8,---)
 - 01: Func 1 Disabled, Func 2 Enabled
 - 00: Func 1 Enabled, Func 2 Enabled (x8,x4,x4)

PEG DEFER TRAINING

- CFG7**
- * 1: (Default) PEG Train Immediately Following XXRESETB Deassertion
 - 0: PEG Wait for BIOS for Training





CPU VDDQ DECOUPLING



VDDQ Decoupling :







1. MB Bottom Socket Edge --> 2* 330uf, 6mΩ
2. 6x MB Bottom Socket Cavity --> 11* 22 μF (0805), 3mΩ
5x MB Top Socket Cavity
3. 5x MB Bottom Socket Cavity --> 10 x 10 μF (0805), 3mΩ
5x MB Top Socket Cavity

VCC/VSS SENSE





Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/12/05	Deciphered Date	2014/12/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			
Date:	Thursday, July 11, 2013	Sheet	9 of 57

Size	Document Number	Rev
Custom	E440 NM-A151	1.0




INTEL HASWELL_HASWELL 5 OF 9




DDR3 SO-DIMM A


DDR3 DQ[0..63] <7>
 DDR3 DQS[0..7] <7>
 DDR3 DQS# [0..7] <7>
 DDR3 MA[0..15] <7>




DDR Decoupling




Security Classification			
LC Future Center Secret Data			
Issued Date	2012/12/05	Deciphered Date	2014/12/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			
Title		E440 NM-A151	
Document Number		Rev 1.0	
Date		Thursday, July 11, 2013	
Sheet		11 of 57	



[illegible]

Security Classification		LC Future Center Secret Data		Title			
Issued Date		2012/12/05	Deciphered Date		2014/12/05		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							
Size		Document Number				Rev	
Custom		E440 NM-A151				1.0	
Date:		Thursday, July 11, 2013		Sheet		12 of 57	

JCMOS, JME Setting, Need Under DDR Door



1. INTVRMEN, should always be pull high
H : Integrated VRM enable (Default)
L : Integrated VRM disable
2. Internal Voltage Regulator Enable:
This signal enables the internal 1.05 V regulators.





<47> ME_FLASH ME_FLASH RH6 1 2 0.0402 5% HDA_SDOUT

<48> EC_WAKE# +3V_PCH RH7 1 2 10K 0402 5% EC_WAKE#

During Reset", Immediately after Reset and S3/S4/S5
1. JTAG_TDI, JTAG_TMS --> Int. PU 20K
2. JTAG_TCK --> Int. PD 20K
3. JTAG_TDO --> High-Z

@T64 1 PCH JTAG_TCK AB3
@T65 1 PCH JTAG_TMS AD1
@T66 1 PCH JTAG_TDI AE2
@T67 1 PCH JTAG_TDO AD3




SATA Impedance Compensation :
--> Place the resistor within 500 mils of the PCH.
Avoid routing next to clock pins.


1. 可以做實驗將RH12拿掉

HDA AUDIO SIGNAL


HDA AUDIO For Codec




Isolation




HDA STRAP



- * HIGH= Enable (No Reboot)
LOW= Disable (Default)
- 1. The internal pull-down is disabled after PLTRST# deasserts.
- 2. When Sampled : Rising edge of PWROK




- 1. This signal has a weak internal pull-down 15K
- 2. The internal pull-down on AZA_SYNC and AZA_SDO are enabled during reset.



- * Low = Disabled (Default)
High = Enabled [Flash Descriptor Security Override]





RTCVCC Circuit



RTC External SRTCST# Circuit


Security Classification	LC Future Center Secret Data	
Issued Date	2012/12/05	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		

Title	Size	Document Number	Rev
PCH_RTC/HDA/SATA	Custom	E440 NM-A151	1.0
Date	Thursday, July 11, 2013	Sheet	13 of 57



Only for 15"

+VGA_CORE
+3VS_VGA



A16 swap override Strap/Top-Block Swap Override jumper

PCI_GNT3#

Low = A16 swap
override/Top-Block
Swap Override enabled

* **High=Default


1. The signal has a weak internal pull-up, which is disabled after PLTRST# deasserts.
2. When sampled : Rising edge of PWROK

Boot BIOS Straps (BBS)

BBS_BIT1 (GPIO51)	BBS_BIT0 (GPIO19)	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI *


1. GPIO51/19 has weak internal pull-up via 20kohm
2. The internal pull-up is disabled after PLTRST# deasserts.
3. GPIO51 (bit 11) at the rising edge of PWROK
SATA1GP/GPIO19 (bit 10) at the rising edge of PWROK.

For ESD






Security Classification	LC Future Center Secret Data	
Issued Date	2012/12/05	Deciphered Date
		2014/12/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		

Title		LCFC	
PCH_CRT/EDP/DDP			
Size	Document Number	E540 NM-A161	
Custom			
Date:	Thursday, July 11, 2013	Sheet	14 of 57
Rev	1.0		



SUSACK# R RH61 1 2 0_0402_5% SUSWARN# R

Stuff RH289 if EC does not want to involve in the handshake mechanism for the DeepSX state entry and exit



DSWVRMEN must be always pulled high to +RTCVCC

DSWVRMEN - Internal Deep Sleep 1.05V regulator

***H : Enable

L : Disable

APWROK may come up earlier than PWROK but no later

PCH to EC

APWROK only for A phase



SUSCLK/GPIO62

This signal has a weak internal pull-up.

0 = Disable PLL On-Die voltage regulator.

* 1 = Enable PLL On-Die voltage regulator.




NOTES:

1. The internal pull-up is disabled after RSMRST# deasserts.


2. This signal is in the Suspend well.


Security Classification	LC Future Center Secret Data		
Issued Date	2012/12/05	Deciphered Date	2014/12/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title		LCFC	
PCH_DMI/FDI/PM		E440 NM-A151	
Size	Document Number	Date	Thursday, July 11, 2013
Custom		Sheet	15 of 57
Rev	1.0		




Project Phase ID		
Project Phase	PCH_GPIO64	PCH_GPIO65
SDV, FVT	0	0
SIT2 (R 0.5)	0	1
SIT (R 0.4)	1	0
* SVT	1	1







8MB + 4MB SPI ROM, 5MB ME(SBA), Security EEPROM



SM Bus





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	PCH_LPC/SPI/SM BUS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				LCFC	
Size		Document Number		Rev	
Custom		E440 NW-A151		1.0	
Date:		Thursday, July 11, 2013		Sheet 17 of 57	



USB2.0 :
OC#0-3 --> Port 0-7
OC#4-7 --> Port 8-13



OC[3:0]# should be connected with USB 2.0 ports 0 - 7 and any 4 of USB 3.0 ports 1 - 6.

USB3.0	USB2.0	OC#	Note
Port1	Port3	X	Docking (Right)
Port2	Port0	OC0#	LEFT USB (Front)
Port5	Port1	OC0#	LEFT USB (Back)
X	Port9	OC5#	Sleep&Charge (Right)




SKU ID

Function	PCH_GPIO38	PCH_GPIO67	PCH_GPIO70
* Optimus	0	0	
Reserve	0	1	
DIS	1	0	
* UMA	1	1	
* 14"			0
* 15"			1






CONFIG	GPIO16, 49
* USB X4,PCIEX8,SATAx6	11
USB X6,PCIEX8,SATAx4	01







No use Flexible I/O pin, delete RH172, RH174










Fixed Signals				Muxed Signals		Fixed Signals								Muxed Signals		Fixed Signals			
USB3 1	USB3 2	USB3 5	USB3 6	PCIE 1	PCIE 2	PCIE 3	PCIE 4	PCIE 5	PCIE 6	PCIE 7	PCIE 8	PCIE 9	PCIE 10	SATA 4	SATA 5	SATA 6	SATA 7	SATA 8	SATA 9
				(00)	(00)									(00)	(00)				
				USB3 3	USB3 4									PCIE 1	PCIE 2				
				(01)	(01)									(01)	(01)				

Security Classification	LC Future Center Secret Data				Title
Issued Date	2012/12/05	Deciphered Date	2014/12/05		PCH_GPIO/CPU-MISC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size Custom
					Document Number E440 NM-A151
					Rev 1.0
					Date: Thursday, July 11, 2013
					Sheet 19 of 57














Security Classification		LC Future Center Secret Data				Title									
Issued Date		2012/12/05		Deciphered Date		2014/12/05				N14P_PCIe/GPIO/I2C					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.										Size		Document Number		Rev	
										Custom		E440 NM-A151		1.0	
										Date:		Thursday, July 11, 2013		Sheet 23 of 57	



NV Recommended Power On Sequencing Order


X=A and B
Y=C,D,E and F

Security Classification	LC Future Center Secret Data		Title		
Issued Date	2012/12/05	Deciphered Date	2014/12/05	N14P_VDD/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size Custom Document Number E540 NM-A161 Date: Thursday, July 11, 2013 Sheet 26 of 57







	DATA Bus	
Address	0 . . 31	32 . . 63
FbX_CMD0	CS0#_L	
FbX_CMD1		
FbX_CMD2	ODT_L	
FbX_CMD3	CKE_L	
FbX_CMD4	A14	A14
FbX_CMD5	RST	RST
FbX_CMD6	A9	A9
FbX_CMD7	A7	A7
FbX_CMD8	A2	A2
FbX_CMD9	A0	A0
FbX_CMD10	A4	A4
FbX_CMD11	A1	A1
FbX_CMD12	BA0	BA0
FbX_CMD13	WE#	WE#
FbX_CMD14	A15	A15
FbX_CMD15	CAS#	CAS#
FbX_CMD16		CS0#
FbX_CMD17		
FbX_CMD18		ODT_I
FbX_CMD19		CKE_I
FbX_CMD20	A13	A13
FbX_CMD21	A8	A8
FbX_CMD22	A6	A6
FbX_CMD23	A11	A11
FbX_CMD24	A5	A5
FbX_CMD25	A3	A3
FbX_CMD26	BA2	BA2
FbX_CMD27	BA1	BA1
FbX_CMD28	A12	A12
FbX_CMD29	A10	A10
FbX_CMD30	RAS#	RAS#

Memory Partition A - Lower 32 bits




Memory Partition A - Upper 32 bits






For N14P-GV2 QS Sample
ROM_SO change from PU 10K to PU 5K
ROM_SCLK change from PD 15K to PU 5K
STRAP1 change from PD 5K to PD 45K
STRAP2 change from PU 30K to PD 15K
STRAP4 change from PD 5K to PD 45K



Load BOM時，要改成RV86，RV77



Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Resistor Values	Pull-up to +3VS_VGA	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

SUB_VENDOR	
0	No VBIOS ROM
1	BIOS ROM is present (Default)

3GIO_PADCFG[3:0]	
0110	Gen1/Gen2 support only
0000	Gen3 support

FB[1:0]	
0	Reserved
1	Reserved
2	256MB (Default)
3	Reserved

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)

VGA_DEVICE	
0	3D Device (Class Code 302h)
1	VGA Device (Default)

PCIE_MAX_SPEED	
0	Limit booting to PCIe Gen1
1	Allow booting to PCIe Gen 2/3

PEX_PLL_EN_TERM	
0	Disable (Default)
1	Enable

USER Straps	
User [3:0]	
1000-1100	Customer defined

PCIE_SPEED_CHANGE_GEN3	
0	Disable PCIe Gen3 operation
1	Enable PCIe Gen3 operation


DP_PLL_VDD33V	
0	Reserved
1	Default

												X76 RV90	RV77	PU, RV78 PD, RV83	PU, RV79 PD, RV84	PU, RV80 PD, RV85	PD, RV86					
												GPU	FB Memory GDDR3		ROM_SO	ROM_SCLK	ROM_SI	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
S2G, X76~04 SA00005OM00 M2G, X76~05 SA00005ON00	N14P-GV2	Samsung 1000MHz	K4W2G1646E-BC1A	PU 5K	PD 45K	PU 45.3K	PD 45.3K	PD 15K	PD 5K	PD 45.3K												
			128Mx16																			
		Micron 1000MHz	MT41J128M16JT-093G		PD 30K																	
			128Mx16																			
		*Samsung 900MHz	K4W4G1646B-HC11		PD 20K																	
			256Mx16																			
		*Micron 900MHz	MT41K256M16HA-107G		PD 10K																	
			256Mx16																			

						RV77	PU, RV78 PD, RV83	PU, RV79 PD, RV84	PU, RV80 PD, RV85	PD, RV86	
GPU	FB Memory GDDR3		ROM_SO	ROM_SCLK	ROM_SI	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4	
S1G, X76~02 SA00005SH20 M1G, X76~01 SA00005M110	N14M-GL	*Samsung 1000MHz	K4W2G1646E-BC1A	PD 10K			PU 10K	PD 10K	PU 10K	PD 10K	PD 10K
			128Mx16								
		Hynix 1000MHz	H5TQ2G63DFR-N0C				PD 10K	PU 10K	PU 10K	PD 10K	
			128Mx16								
		*Micron 1000MHz	MT41J128M16JT-093G				PU 10K	PD 10K	PD 10K	PD 10K	
			128Mx16								
		Samsung 900MHz	K4W4G1646B-HC11				PU 10K	PU 10K	PU 10K	PU 10K	
			256Mx16								
		Hynix 900MHz	H5TQ4G63MFR-11C				PU 10K	PU 10K	PD 10K	PD 10K	
			256Mx16								
		Micron 900MHz	MT41K256M16HA-107G				PD 10K	PD 10K	PU 10K	PU 10K	
			256Mx16								


Thermal Sensor

Thermal Sensor
placed near by VRAM




Address 1001_101xb
Internal pull up 1.2K to 1.5V
R for initial thermal shutdown temp


Close to U2



Close to BOTTOM DDR3








Close to +CPU_CORE





REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"

APS G-Sensor







HDMI CONN.




For ESD



Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/12/05	Deciphered Date	2014/12/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Size Custom
			Document Number E440 NM-A151
			Rev 1.0
			Date: Thursday, July 11, 2013 Sheet 34 of 57




closer to JCRT




CRT Connector


From PCH



From PCH




From PCH




Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom Document Number E540 NM-A161 Date: Thursday, July 11, 2013 Sheet 35 of 57
				Rev 1.0



LCDVDD Circuit




CMOS Camera




CMOS USB Port10



ESD request




EMI




Security Classification	LC Future Center Secret Data	
Issued Date	2012/12/05	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		

Title	Size	Document Number	Rev
LCD/CMOS CONN.	Custom	E440 NM-A151	1.0
Date:	Thursday, July 11, 2013	Sheet	36 of 57



SATA HDD CONN.



SATA ODD CONN & ODD Power Control




+5VS TO +5VS_ODD



Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	SATA HDD/ODD CONN.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				
Size	Document Number	E540 NM-A161		Rev 1.0
Date	Thursday, July 11, 2013	Sheet	38	of 57

Mini-Express Card(WLAN/WiMAX)




Load Switch

+3VALW To +3V WLAN

1. softstart (RC) will check on EVT PCB
2. if AOAC enable +3V_WLAN always ON
if AOAC disable +3V_WLAN is same as +3VS

+3VALW To +3V_WWAN

if AOAC disable +3V_WLAN is same as +3VS




**Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.**

LPC FRAME# R	R86	1	2	0 0402 5%	LPC_FRAME#	LPC_FRAME#	<17,44,48>
LPC AD3 R	R87	1	2	0 0402 5%	LPC AD3	LPC AD3	<17,44,48>
LPC AD2 R	R88	1	2	0 0402 5%	LPC AD2	LPC AD2	<17,44,48>
LPC AD1 R	R89	1	2	0 0402 5%	LPC AD1	LPC AD1	<17,44,48>
LPC AD0 R	R90	1	2	0 0402 5%	LPC AD0	LPC AD0	<17,44,48>
CLK_RST# R	R92	1	2	0 0402 5%	PLT_RST#	CLK_RST#	<17,44,48>
CLK_PCI_DB R	R106	1	2	0 0402 5%	CLK_PCI_DB	CLK_PCI_DB	<16>

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	PCle-WLAN SLOT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROKKON DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	E440 NM-A151			Rev
Custom					1.0
Date:	Thursday, July 11, 2013	JS	Sheet	28	of 57

NGFF(SSD) & SIM CARD CONN.



Only for 15"


1. PCH_MSATA_DET# --> +3V_PCH
EC_MSATA_DET# --> +3VL
2. PCH_3G_DET# --> +3VS
EC_3G_DET# --> +3VL
需小心EC漏電到PCH
3. EC don't have GPIO pin for DET# pin as below
 - a. PCH_3G_DET#
 - b. PCH_MSATA_DET#

NGFF Detect Desc.

	MSATA_DET#	3G_DET#
No Card	1	1
WWAN CARD	1	0
SSD CARD	0	0


Security Classification	LC Future Center Secret Data		Title	PCIe-WWAN/SIM SLOT	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Custom	E440 NM-A151	
			Date:	Thursday, July 11, 2013	Sheet 40 of 57

USB2.0, CR & LOGO Board





LAN (Port4)
USB3.0/2.0 (Port1/3)
DP(DDIC)


LAN CONN. (FFC)






DCIN CONN. (Coaxial)




Click Pad




Track point




FAN CONN.




TPM IC



FingerPrint CONN.



Touch Panel CONN.



PWR BTN/LID SW CONN.

ON/OFF switch

Power Button
TOP Side

Bottom Side

SW1 @

SMT1-05_4P

J3

SHORT PADS @

+3VL

R121
100K_0402_5%

ON/OFFBTN#

ON/OFFBTN# <42,48>

1. Power Button/B link to Function/B Conn. 10pin

2. Lid Switch

+3VL

ON/OFFBTN#

LID_SW#

J1PWR1

ME




ACES_88514-0401

1 2 3 4 5 6 7

GND1 GND2

<48> LID_SW#

- PWR BTN/LID SW CONN.**
- ON/OFF switch*
-
- Power Button
TOP Side
- Bottom Side
- SW1 @
- SMT1-05_4P
- J3
- SHORT PADS @
- +3VL
- R121
100K_0402_5%
- ON/OFFBTN#
- ON/OFFBTN# <42,48>
- 1. Power Button/B link to Function/B Conn. 10pin**
- 2. Lid Switch**
-
- +3VL
- ON/OFFBTN#
- LID_SW#
- J1PWR1
- ME
- ACES_88514-0401
- 1 2 3 4 5 6 7
- GND1 GND2
- <48> LID_SW#







PWR BTN/LID SW CONN.

ON/OFF switch

1. Power Button/B link to Function/B Conn. 10pin
2. Lid Switch

KeyBoard CONN.(14")

CONN PIN define need double check



PWR BTN/LID SW CONN.


ON/OFF switch

1. Power Button/B link to Function/B Conn. 10pin
2. Lid Switch


KeyBoard CONN.(14")

CONN PIN define need double check


Security Classification	LC Future Center Secret Data			Title	KB/PWR BTN CONN.	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	Size	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Custom	E540 NM-A161	1.0
Date:	Thursday, July 11, 2013	Sheet	45	of	57	




PC BEEP



Speaker OUT




SPK CONN.




EXT. MIC/LINE IN

Apple --> EXT_MIC_A, HGND B
Nokia --> EXT_MIC_B, HGND A




Changed CA29 & CA30 from 1uF to 2.2uF/X5R to meet Port-D(headset-Mic) THD+N <= -65 dB

HeadPhone/LINE OUT




CA31, CA32 change to 4.7u for Quality requirement


Audio Jack




ESD Diode, close to JAUHP




EMI, close to JAUHP





Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	HDA-HPI/EXT MIC/SPK CON
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Rev 1.0
Date:	Thursday, July 11, 2013	Sheet	47	of 57







Security Classification		LC Future Center Secret Data		Title		
Issued Date	2012/12/05	Deciphered Date	2014/12/05	BLANK		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom		
				Document Number	E440 NW-A151	Rev 1.0
				Date:	Thursday, July 11, 2013	Sheet 49 of 57





Security Classification	LC Future Center Secret Data			Title BLANK 		
Issued Date	2012/12/05	Deciphered Date	2014/12/05			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number E540 NW-A161	Rev 1.0
				Date:	Thursday, July 11, 2013	Sheet 51 of 57


Screw Hole





Security Classification	LC Future Center Secret Data			Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	PLM/SCREW HOLE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number E540 NM-A161
				Date: Thursday, July 11, 2013	Rev 1.0
				Sheet 52	of 57

+3VALW to +3VM

FOR SBA Function POWER(always mount)






+3VS to +3VS_VGA





```
+3VS_VGA (En:DGPU_PWR_EN)
+VGA_CORE (En:NVDD_PWR_EN, POK:DGPU_PWROK)
+1.5VS_VGA (En:FBVDDQ_PWR_EN# = FB_CLAMP and DGPU_PWROK)
+1.05VS_VGA (En:DGPU_PWROK#)
```

Security Classification		LC Future Center Secret Data		Title					
Issued Date	2012/12/05	Deciphered Date	2014/12/05	DOCKING USB30/DP					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF SIZE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	E440 NW-A151		Rev	
				Custom					1.0
								Date:	Thursday, July 11, 2013


Load Switch
+5VALW To +5VS
+3VALW To +3VS




+3VALW To +3V_PCH




For DisCharge








ADP_ID	90W	65W
AC Adapter	90W	65W
R(K ohm)	open	10
ADP_ID(V)	3.3	1.65
Detection voltage	>2.64	1.32~1.98



Thermal protect
 RT2 place to closed PQ401 with PU401
 RT3 place to closed PQ402 with PU401
 RT4 place to closed PQ501 with PU501
 RT5 place to closed PQ312 with PU301
 RT7 place to closed PQ804 with PU801
 RT8 place to closed PQ1001 with PU901




RTC Battery





Security Classification	LC Future Center Secret Data			Title	E440 NM-A151	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	PWR-DCIN / Vin Detector	Size	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PWR DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number	69	1.0
Date:	Thursday, July 11, 2013	Sheet	56	of 69		

PH1 under CPU bottom side :
CPU thermal protection at 93 +-3 degree C
Recovery at 56 +-3 degree C




Security Classification	LC Future Center Secret Data		
Issued Date	2012/07/01	Deciphered Date	2014/07/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			


Title			
PWR-BATTERY CONN/OTP			
Size	Document Number		
Custom			
<i>E440 NM-A151</i>		Rev 1.0	
Date:	Thursday, July 11, 2013	Sheet	57 of 69




CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V

CC=0.25A~3A
IREF=1.016*Icharge
IREF=0.254V~3.048V
VCHLIM need over 95mV







<39,48,55,61>


SUSP#



2013-07-08




+5VALW




2013-05-16

B+



<19,27,54,63>



1.8VSP LX

1.8VSP

1.8VSP

1.8VSP

1.8VSP

1.8VSP

1.8VSP

1.8VSP

1.8VSP

1.8VSP

1.8VSP

1.8VSP



1.8VSP

1.8VSP


1.8VSP

Security Classification		LC Future Center Secret Data	
Issued Date	2012/07/01	Deciphered Date	2014/07/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FUTURE CENTER DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title		PWR+1.05VS_VCCPP+1.8VSP	
Size	Custom	Document Number	E440 NM-A151
Date:	Thursday, July 11, 2013	Sheet	62 of 69



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	PWR-PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number E440 NM-A151
				Date: Thursday, July 11, 2013	Rev 1.0
				Sheet 66	of 69



<48,53> VM_PWRON

2011_0923 JUMP form 43X79 change to 43X79

2013-07-08

2013-05-16

AILE1 NM-A151 SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.1
GERBER-OUT DATE: 2013/01/16

The diagram illustrates the power management architecture, showing the flow of power from the Adaptor and Battery Li-ion through various regulators to output different voltages.

Input Sources:


- Adaptor:** Provides input to the TI BQ24737RGR Battery Charger and the RICHTEK RT8243AZQW Switch Mode FOR System.
- Battery Li-ion:** Provides input to the TI BQ24737RGR Battery Charger and the ONSEMI NCP81172MNTWG_QFN24_4X4 Switch Mode FOR GPU VDDC.

Regulators and their Outputs:

- TI BQ24737RGR Battery Charger (Switch Mode, PAGE 58):**
 - Output: **+5VALW/8A** (to RICHTEK RT8243AZQW)
 - Output: **+3VALW/6A** (to RICHTEK RT8243AZQW)
 - Output: **+1.35VP/12A** (to RICHTEK RT8207MZQW)
 - Output: **+0.675VSP/2A** (to RICHTEK RT8207MZQW)
 - Output: **+1.5V/8A** (to TI TPS51212DSCR SON10_3X3 Switch Mode FOR FCH, PAGE 61)
 - Output: **+1.05VS_VCCPP/10A** (to TI TPS51212DSCR SON10_3X3 Switch Mode FOR FCH, PAGE 62)
 - Output: **+VGA_CORE/40A** (to ONSEMI NCP81172MNTWG_QFN24_4X4 Switch Mode FOR GPU VDDC, PAGE 63)
 - Output: **+CPU_CORE/56A** (to ONSEMI NCP81103MNTWG_QFN36_5X5 Switch Mode FOR CPU Core, PAGE 64)
- RICHTEK RT8243AZQW Switch Mode FOR System (PAGE 59):**
 - Input: **B+**
 - Control: **EC_ON**
 - Outputs: **+5VALW/8A**, **+3VALW/6A**, **+1.8VSP/2A**, **+1.05VMP/2A**
- RICHTEK RT8207MZQW Switch Mode FOR DDR3/3L (PAGE 60):**
 - Input: **B+**
 - Control: **SYSON**, **SUSP#**
 - Outputs: **+1.35VP/12A**, **+0.675VSP/2A**, **VDDQ_PG00D**
- TI TPS51212DSCR SON10_3X3 Switch Mode FOR FCH (PAGE 61):**
 - Input: **B+**
 - Control: **SUSP#**
 - Output: **+1.5V/8A**
- TI TPS51212DSCR SON10_3X3 Switch Mode FOR FCH (PAGE 62):**
 - Input: **B+**
 - Control: **SUSP#**
 - Output: **+1.05VS_VCCPP/10A**
- ONSEMI NCP81172MNTWG_QFN24_4X4 Switch Mode FOR GPU VDDC (PAGE 63):**
 - Input: **B+**
 - Control: **NVVDD_PwM_VID**, **NVDD_PWR_EN**
 - Outputs: **+VGA_CORE/40A**, **DGPU_PWROK**
- ONSEMI NCP81103MNTWG_QFN36_5X5 Switch Mode FOR CPU Core (PAGE 64):**
 - Input: **B+**
 - Control: **VR_ON**
 - Outputs: **+CPU_CORE/56A**, **VGATE**

Additional Signals:

- SMBus:** Connected to the TI BQ24737RGR Battery Charger.
- SUSP#:** Signal from the RICHTEK RT8243AZQW and RICHTEK RT8207MZQW regulators.
- VM_PWRON:** Signal from the RICHTEK RT8207MZQW regulator.

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	HW-PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Rev
				Document Number	1.0
				E440 NW-A151 Date: Thursday, July 11, 2013 Sheet 68 of 69	

HW PIR (Product Improve Record)

AILE1 NM-A151 SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.1
GERBER-OUT DATE: 2013/01/16

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
01)	03/14	10	R64	Change R64 BOM structure from "@" to "DS3@"
				For Deep S3 Function

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/12/05	Deciphered Date	2014/12/05	Title	PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Y490-LA8691P	Rev 1.0
				Date:	Thursday, July 11, 2013	Sheet 69 of 69