


LZ2 Block Diagram

Project code: 91.4K101.001 ZY LZ2
91.4J301.001 XR LX2
PCB P/N : 07260-2
Revision : -2

PCB 8-LAYER STACKUP

TOP _____
GND _____
S _____
S _____
PWR _____
S _____
GND _____
BOTTOM _____

SYSTEM DC/DC TPS51120 36	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5
SYSTEM DC/DC TPS51124 37	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D8V_S3
TPS51100 38	
1D8V_S3	DDR_VREF_S0 (1.5A) DDR_VREF_S3
APL5912 38	
1D8V_S3	1D5V_NB_S0
APL5912 38	
1D8V_S3	1D5V_SB_S0
CHARGER BQ24740 39	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V UP+5V 5V 100mA
CPU DC/DC ADP3208 35	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE



<Variant Name>

Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
BLOCK DIAGRAM	
Size	Document Number
A3	LZ2
Date:	Rev
Tuesday, June 24, 2008	SB
Sheet	of
1	41

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5

Signal	Usage/when Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/ GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved Rising Edge of PWROK.	This signal has a weak internal pull-down. Note:This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap(Server Only) Rising edge of PWROK	Tying this strap low configures DMI for SiCompatible operation. This signal has a weak internal pull-up. NOTE: ESI compatible mode is for server latforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/ GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MS0, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH [3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5
page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG11 CFG[15:14] CFG[10:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1= The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 01 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 =Digital display Port and PCIE are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
LDDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (default) 1= LFP Card Present; PCIE disabled

NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
- Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

17,33,35,36,37,39,41	DCBATOUT	DCBATOUT
7,19,29,34,36,39,40	3DV_AUX_S5	3DV_AUX_S5
7,31,33,36,39	5V_AUX_S5	5V_AUX_S5
17,20,21,22,23,24,26,29,30,31,33,34,36	3DV_S5	3DV_S5
17,22,32,33,34,36,37,38,41	5V_S5	5V_S5
10,12,13,15,16,33,37,38,41	ID8V_S3	ID8V_S3
3,7,10,11,13,15,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,34,35,36,37,41	3DV_S0	3DV_S0
7,13,17,18,22,23,24,25,33,34,35,41	5V_S0	5V_S0
4,5,6,8,10,11,12,13,19,22,33,37	ID05V_S0	ID05V_S0
19,20,22,31,33,38	ID5V_SB_S0	ID5V_SB_S0
3,5,13,31,33,38	ID5V_NB_S0	ID5V_NB_S0

PCIE Routing

LANE1	BroadCom LAN
LANE2	MiniCard WLAN
LANE4	NewCard


History:

LAB: 2008/01/02

USB Table


USB	
Pair	Device
0	JACK0
1	NC
2	JACK2
3	NC
4	BLUETOOTH
5	JACK1
6	Finger Print
7	Mini Card
8	CAMERA
9	NEW CARD
10	CARDREADER
11	NC


SBUS









<Variant Name>


Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File	
Reference	
Size	Document Number
C	L72
Date	Monday, June 23, 2008
Sheet	2 of 41
Rev	SB







U55D	
A4	VSS[001]
A8	VSS[002]
A11	VSS[003]
A14	VSS[004]
A16	VSS[005]
A19	VSS[006]
A23	VSS[007]
AE2	VSS[008]
B6	VSS[009]
B8	VSS[010]
B11	VSS[011]
B13	VSS[012]
B16	VSS[013]
B19	VSS[014]
B21	VSS[015]
B24	VSS[016]
C5	VSS[017]
C8	VSS[018]
C11	VSS[019]
C14	VSS[020]
C16	VSS[021]
C19	VSS[022]
C2	VSS[023]
C22	VSS[024]
C25	VSS[025]
D1	VSS[026]
D4	VSS[027]
D8	VSS[028]
D11	VSS[029]
D13	VSS[030]
D16	VSS[031]
D19	VSS[032]
D23	VSS[033]
D26	VSS[034]
E3	VSS[035]
E6	VSS[036]
E8	VSS[037]
E11	VSS[038]
E14	VSS[039]
E16	VSS[040]
E19	VSS[041]
E21	VSS[042]
E24	VSS[043]
F5	VSS[044]
F8	VSS[045]
F11	VSS[046]
F13	VSS[047]
F16	VSS[048]
F19	VSS[049]
F2	VSS[050]
F22	VSS[051]
F25	VSS[052]
G4	VSS[053]
G1	VSS[054]
G23	VSS[055]
G26	VSS[056]
H3	VSS[057]
H6	VSS[058]
H21	VSS[059]
H24	VSS[060]
J2	VSS[061]
J5	VSS[062]
J22	VSS[063]
J25	VSS[064]
K1	VSS[065]
K4	VSS[066]
K23	VSS[067]
K26	VSS[068]
L3	VSS[069]
L6	VSS[070]
L21	VSS[071]
L24	VSS[072]
M5	VSS[073]
M2	VSS[074]
M22	VSS[075]
M25	VSS[076]
N1	VSS[077]
N4	VSS[078]
N23	VSS[079]
N26	VSS[080]
P3	VSS[081]
B1	VSS[082]
	VSS[083]
	VSS[084]
	VSS[085]
	VSS[086]
	VSS[087]
	VSS[088]
	VSS[089]
	VSS[090]
	VSS[091]
	VSS[092]
	VSS[093]
	VSS[094]
	VSS[095]
	VSS[096]
	VSS[097]
	VSS[098]
	VSS[099]
	VSS[100]
	VSS[101]
	VSS[102]
	VSS[103]
	VSS[104]
	VSS[105]
	VSS[106]
	VSS[107]
	VSS[108]
	VSS[109]
	VSS[110]
	VSS[111]
	VSS[112]
	VSS[113]
	VSS[114]
	VSS[115]
	VSS[116]
	VSS[117]
	VSS[118]
	VSS[119]
	VSS[120]
	VSS[121]
	VSS[122]
	VSS[123]
	VSS[124]
	VSS[125]
	VSS[126]
	VSS[127]
	VSS[128]
	VSS[129]
	VSS[130]
	VSS[131]
	VSS[132]
	VSS[133]
	VSS[134]
	VSS[135]
	VSS[136]
	VSS[137]
	VSS[138]
	VSS[139]
	VSS[140]
	VSS[141]
	VSS[142]
	VSS[143]
	VSS[144]
	VSS[145]
	VSS[146]
	VSS[147]
	VSS[148]
	VSS[149]
	VSS[150]
	VSS[151]
	VSS[152]
	VSS[153]
	VSS[154]
	VSS[155]
	VSS[156]
	VSS[157]
	VSS[158]
	VSS[159]
	VSS[160]
	VSS[161]
	VSS[162]
	VSS[163]



Layout notice :
Both H_THERMDA_1 and THERMDC_1 routing
10 mil trace width and 10 mil spacing

GND = Internal Oscillator Selected
+3.3V = External 32.768kHz Clock Selected

TRIP_SET Pin Voltage
V_DEGREE
=(((Degree-75)/21)

Dummy when G792 enhanced T8 function


HW thermal shut down tempature
setting 95 degree . Put Near CPU .

$$R_{set}=0.0012 \cdot T^2 - 0.9308 \cdot T + 96.147$$

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Thermal/Fan Controller EMC2102			
Size Custom	Document Number		Rev
	L72		S1
Date: Monday, June 23, 2008	Sheet 7	of	41



15 M_A_DQ[63..0] <<>>
15 M_A_DM[7..0] <<>>
15 M_A_DQS[7..0] <<>>
15 M_A_DQS# [7..0] <<>>
15 M_A_A[14..0] <<>>

16 M_B_DQ[63..0] <<>>
16 M_B_DM[7..0] <<>>
16 M_B_DQS[7..0] <<>>
16 M_B_DQS# [7..0] <<>>
16 M_B_A[14..0] <<>>

U56D			4 OF 16
M_A_DQ0	AJ38	SA_DQ_0	
M_A_DQ1	AJ38	SA_DQ_1	
M_A_DQ2	AN38	SA_DQ_2	
M_A_DQ3	AM38	SA_DQ_3	
M_A_DQ4	AJ38	SA_DQ_4	
M_A_DQ5	AJ40	SA_DQ_5	
M_A_DQ6	AM44	SA_DQ_6	
M_A_DQ7	AM42	SA_DQ_7	
M_A_DQ8	AN43	SA_DQ_8	
M_A_DQ9	AN44	SA_DQ_9	
M_A_DQ10	AJ40	SA_DQ_10	
M_A_DQ11	AT38	SA_DQ_11	
M_A_DQ12	AN41	SA_DQ_12	
M_A_DQ13	AN39	SA_DQ_13	
M_A_DQ14	AJ44	SA_DQ_14	
M_A_DQ15	AJ42	SA_DQ_15	
M_A_DQ16	AV39	SA_DQ_16	
M_A_DQ17	AY44	SA_DQ_17	
M_A_DQ18	BA40	SA_DQ_18	
M_A_DQ19	BD43	SA_DQ_19	
M_A_DQ20	AV41	SA_DQ_20	
M_A_DQ21	AY43	SA_DQ_21	
M_A_DQ22	BB41	SA_DQ_22	
M_A_DQ23	BC40	SA_DQ_23	
M_A_DQ24	AY37	SA_DQ_24	
M_A_DQ25	BD38	SA_DQ_25	
M_A_DQ26	AV37	SA_DQ_26	
M_A_DQ27	AT36	SA_DQ_27	
M_A_DQ28	AY38	SA_DQ_28	
M_A_DQ29	BB38	SA_DQ_29	
M_A_DQ30	AY36	SA_DQ_30	
M_A_DQ31	AW36	SA_DQ_31	
M_A_DQ32	BD13	SA_DQ_32	
M_A_DQ33	AJ11	SA_DQ_33	
M_A_DQ34	BC11	SA_DQ_34	
M_A_DQ35	BA12	SA_DQ_35	
M_A_DQ36	AJ13	SA_DQ_36	
M_A_DQ37	AV13	SA_DQ_37	
M_A_DQ38	BD12	SA_DQ_38	
M_A_DQ39	BC12	SA_DQ_39	
M_A_DQ40	BB9	SA_DQ_40	
M_A_DQ41	BA9	SA_DQ_41	
M_A_DQ42	AJ10	SA_DQ_42	
M_A_DQ43	AV9	SA_DQ_43	
M_A_DQ44	BA11	SA_DQ_44	
M_A_DQ45	BD9	SA_DQ_45	
M_A_DQ46	AV8	SA_DQ_46	
M_A_DQ47	BA6	SA_DQ_47	
M_A_DQ48	AV5	SA_DQ_48	
M_A_DQ49	AV7	SA_DQ_49	
M_A_DQ50	AT9	SA_DQ_50	
M_A_DQ51	AN8	SA_DQ_51	
M_A_DQ52	AJ6	SA_DQ_52	
M_A_DQ53	AJ6	SA_DQ_53	
M_A_DQ54	AT5	SA_DQ_54	
M_A_DQ55	AN10	SA_DQ_55	
M_A_DQ56	AM11	SA_DQ_56	
M_A_DQ57	AM5	SA_DQ_57	
M_A_DQ58	AJ8	SA_DQ_58	
M_A_DQ59	AJ8	SA_DQ_59	
M_A_DQ60	AN12	SA_DQ_60	
M_A_DQ61	AM13	SA_DQ_61	
M_A_DQ62	AJ11	SA_DQ_62	
M_A_DQ63	AJ12	SA_DQ_63	

DDR SYSTEM MEMORY A

CANTIGA-GM-GP-U-NF

U56E			5 OF 16
M_B_DQ0	AK47	SB_DQ_0	
M_B_DQ1	AK46	SB_DQ_1	
M_B_DQ2	AP47	SB_DQ_2	
M_B_DQ3	AP46	SB_DQ_3	
M_B_DQ4	AJ46	SB_DQ_4	
M_B_DQ5	AJ48	SB_DQ_5	
M_B_DQ6	AM48	SB_DQ_6	
M_B_DQ7	AP48	SB_DQ_7	
M_B_DQ8	AJ47	SB_DQ_8	
M_B_DQ9	AJ46	SB_DQ_9	
M_B_DQ10	RA46	SB_DQ_10	
M_B_DQ11	AY48	SB_DQ_11	
M_B_DQ12	AT47	SB_DQ_12	
M_B_DQ13	AK47	SB_DQ_13	
M_B_DQ14	BA47	SB_DQ_14	
M_B_DQ15	BC47	SB_DQ_15	
M_B_DQ16	BC46	SB_DQ_16	
M_B_DQ17	BC44	SB_DQ_17	
M_B_DQ18	BC43	SB_DQ_18	
M_B_DQ19	BE43	SB_DQ_19	
M_B_DQ20	BE45	SB_DQ_20	
M_B_DQ21	BC41	SB_DQ_21	
M_B_DQ22	BE40	SB_DQ_22	
M_B_DQ23	BF41	SB_DQ_23	
M_B_DQ24	BC38	SB_DQ_24	
M_B_DQ25	BE38	SB_DQ_25	
M_B_DQ26	BH35	SB_DQ_26	
M_B_DQ27	BH35	SB_DQ_27	
M_B_DQ28	BH35	SB_DQ_28	
M_B_DQ29	BH34	SB_DQ_29	
M_B_DQ30	BH34	SB_DQ_30	
M_B_DQ31	BH34	SB_DQ_31	
M_B_DQ32	BH14	SB_DQ_32	
M_B_DQ33	BC12	SB_DQ_33	
M_B_DQ34	BH11	SB_DQ_34	
M_B_DQ35	BC8	SB_DQ_35	
M_B_DQ36	BH12	SB_DQ_36	
M_B_DQ37	BF11	SB_DQ_37	
M_B_DQ38	BE9	SB_DQ_38	
M_B_DQ39	BC7	SB_DQ_39	
M_B_DQ40	BC5	SB_DQ_40	
M_B_DQ41	BC5	SB_DQ_41	
M_B_DQ42	AY3	SB_DQ_42	
M_B_DQ43	AY3	SB_DQ_43	
M_B_DQ44	BE5	SB_DQ_44	
M_B_DQ45	BE5	SB_DQ_45	
M_B_DQ46	BA1	SB_DQ_46	
M_B_DQ47	BD3	SB_DQ_47	
M_B_DQ48	AV2	SB_DQ_48	
M_B_DQ49	AJ3	SB_DQ_49	
M_B_DQ50	AR3	SB_DQ_50	
M_B_DQ51	AN2	SB_DQ_51	
M_B_DQ52	AY2	SB_DQ_52	
M_B_DQ53	AP3	SB_DQ_53	
M_B_DQ54	AR1	SB_DQ_54	
M_B_DQ55	AL1	SB_DQ_55	
M_B_DQ56	AL2	SB_DQ_56	
M_B_DQ57	AL2	SB_DQ_57	
M_B_DQ58	AJ1	SB_DQ_58	
M_B_DQ59	AM1	SB_DQ_59	
M_B_DQ60	AM2	SB_DQ_60	
M_B_DQ61	AM3	SB_DQ_61	
M_B_DQ62	AJ5	SB_DQ_62	
M_B_DQ63	AJ3	SB_DQ_63	

DDR SYSTEM MEMORY B


CANTIGA-GM-GP-U-NF

U56E			5 OF 16
M_B_DQ0	AK47	SB_DQ_0	
M_B_DQ1	AK46	SB_DQ_1	
M_B_DQ2	AP47	SB_DQ_2	
M_B_DQ3	AP46	SB_DQ_3	
M_B_DQ4	AJ46	SB_DQ_4	
M_B_DQ5	AJ48	SB_DQ_5	
M_B_DQ6	AM48	SB_DQ_6	
M_B_DQ7	AP48	SB_DQ_7	
M_B_DQ8	AJ47	SB_DQ_8	
M_B_DQ9	AJ46	SB_DQ_9	
M_B_DQ10	RA46	SB_DQ_10	
M_B_DQ11	AY48	SB_DQ_11	
M_B_DQ12	AT47	SB_DQ_12	
M_B_DQ13	AK47	SB_DQ_13	
M_B_DQ14	BA47	SB_DQ_14	
M_B_DQ15	BC47	SB_DQ_15	
M_B_DQ16	BC46	SB_DQ_16	
M_B_DQ17	BC44	SB_DQ_17	
M_B_DQ18	BC43	SB_DQ_18	
M_B_DQ19	BE43	SB_DQ_19	
M_B_DQ20	BE45	SB_DQ_20	
M_B_DQ21	BC41	SB_DQ_21	
M_B_DQ22	BE40	SB_DQ_22	
M_B_DQ23	BF41	SB_DQ_23	
M_B_DQ24	BC38	SB_DQ_24	
M_B_DQ25	BE38	SB_DQ_25	
M_B_DQ26	BH35	SB_DQ_26	
M_B_DQ27	BH35	SB_DQ_27	
M_B_DQ28	BH35	SB_DQ_28	
M_B_DQ29	BH34	SB_DQ_29	
M_B_DQ30	BH34	SB_DQ_30	
M_B_DQ31	BH34	SB_DQ_31	
M_B_DQ32	BH14	SB_DQ_32	
M_B_DQ33	BC12	SB_DQ_33	
M_B_DQ34	BH11	SB_DQ_34	
M_B_DQ35	BC8	SB_DQ_35	
M_B_DQ36	BH12	SB_DQ_36	
M_B_DQ37	BF11	SB_DQ_37	
M_B_DQ38	BE9	SB_DQ_38	
M_B_DQ39	BC7	SB_DQ_39	
M_B_DQ40	BC5	SB_DQ_40	
M_B_DQ41	BC5	SB_DQ_41	
M_B_DQ42	AY3	SB_DQ_42	
M_B_DQ43	AY3	SB_DQ_43	
M_B_DQ44	BE5	SB_DQ_44	
M_B_DQ45	BE5	SB_DQ_45	
M_B_DQ46	BA1	SB_DQ_46	
M_B_DQ47	BD3	SB_DQ_47	
M_B_DQ48	AV2	SB_DQ_48	
M_B_DQ49	AJ3	SB_DQ_49	
M_B_DQ50	AR3	SB_DQ_50	
M_B_DQ51	AN2	SB_DQ_51	
M_B_DQ52	AY2	SB_DQ_52	
M_B_DQ53	AP3	SB_DQ_53	
M_B_DQ54	AR1	SB_DQ_54	
M_B_DQ55	AL1	SB_DQ_55	
M_B_DQ56	AL2	SB_DQ_56	
M_B_DQ57	AL2	SB_DQ_57	
M_B_DQ58	AJ1	SB_DQ_58	
M_B_DQ59	AM1	SB_DQ_59	
M_B_DQ60	AM2	SB_DQ_60	
M_B_DQ61	AM3	SB_DQ_61	
M_B_DQ62	AJ5	SB_DQ_62	
M_B_DQ63	AJ3	SB_DQ_63	

DDR SYSTEM MEMORY B

<Variant Name>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Cantiga(2/7):DDR3	
Size C	Document Number LZ2
Date: Monday, June 23, 2008	Sheet 9 of 41




<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

Title
CANTIGA(57)-VGA/LVDS

Size C Document Number
LZ2 Rev
SB



Date: Monday, June 23, 2008 Sheet 11 of 41







POWER

Helight limit




9 M_B_A[14..0] << >>
9 M_B_DQS#4[7..0] << >>
9 M_B_DQ[63..0] << >>
9 M_B_DQS#7[7..0] << >>



Layout Note:
Place these resistors
closely DM2, all
trace length Max=1.5"

Place caps close to pin1 as possible



M_B A0 102
M_B A1 101
M_B A2 100
M_B A3 99
M_B A4 98
M_B A5 97
M_B A6 94
M_B A7 92
M_B A8 93
M_B A9 91
M_B A10 105
M_B A11 90
M_B A12 89
M_B A13 116
M_B A14 86
M_B BS2 85
M_B BS0 107
M_B BS1 106

M_B DQ0 5
M_B DQ1 7
M_B DQ2 17
M_B DQ3 19
M_B DQ4 4
M_B DQ5 6
M_B DQ6 14
M_B DQ7 16
M_B DQ8 25
M_B DQ9 25
M_B DQ10 35
M_B DQ11 37
M_B DQ12 37
M_B DQ13 22
M_B DQ14 36
M_B DQ15 38
M_B DQ16 43
M_B DQ17 45
M_B DQ18 55
M_B DQ19 57
M_B DQ20 46
M_B DQ21 46
M_B DQ22 56
M_B DQ23 58
M_B DQ24 61
M_B DQ25 63
M_B DQ26 73
M_B DQ27 75
M_B DQ28 62
M_B DQ29 64
M_B DQ30 77
M_B DQ31 76
M_B DQ32 123
M_B DQ33 125
M_B DQ34 135
M_B DQ35 137
M_B DQ36 124
M_B DQ37 126
M_B DQ38 134
M_B DQ39 136
M_B DQ40 141
M_B DQ41 143
M_B DQ42 151
M_B DQ43 153
M_B DQ44 140
M_B DQ45 142
M_B DQ46 152
M_B DQ47 154
M_B DQ48 157
M_B DQ49 159
M_B DQ50 173
M_B DQ51 175
M_B DQ52 158
M_B DQ53 160
M_B DQ54 174
M_B DQ55 176
M_B DQ56 179
M_B DQ57 181
M_B DQ58 189
M_B DQ59 191
M_B DQ60 180
M_B DQ61 182
M_B DQ62 192
M_B DQ63 194

M_B DQS#0 11
M_B DQS#1 29
M_B DQS#2 49
M_B DQS#3 68
M_B DQS#4 129
M_B DQS#5 146
M_B DQS#6 167
M_B DQS#7 186
M_B DQ50 13
M_B DQ51 31
M_B DQ52 51
M_B DQ53 70
M_B DQ54 131
M_B DQ55 148
M_B DQ56 169
M_B DQ57 188

M_ODT2 114
M_ODT3 119

DM0 108
DM1 109
DM2 113
DM3 110
DM4 115
DM5 79
DM6 80
DM7 30
DM8 42
DM9 164
DM10 166
DM11 10
DM12 26
DM13 52
DM14 67
DM15 130
DM16 147
DM17 170
DM18 185


DQ0 5
DQ1 7
DQ2 17
DQ3 19
DQ4 4
DQ5 6
DQ6 14
DQ7 16
DQ8 25
DQ9 25
DQ10 35
DQ11 37
DQ12 37
DQ13 22
DQ14 36
DQ15 38
DQ16 43
DQ17 45
DQ18 55
DQ19 57
DQ20 46
DQ21 46
DQ22 56
DQ23 58
DQ24 61
DQ25 63
DQ26 73
DQ27 75
DQ28 62
DQ29 64
DQ30 77
DQ31 76
DQ32 123
DQ33 125
DQ34 135
DQ35 137
DQ36 124
DQ37 126
DQ38 134
DQ39 136
DQ40 141
DQ41 143
DQ42 151
DQ43 153
DQ44 140
DQ45 142
DQ46 152
DQ47 154
DQ48 157
DQ49 159
DQ50 173
DQ51 175
DQ52 158
DQ53 160
DQ54 174
DQ55 176
DQ56 179
DQ57 181
DQ58 189
DQ59 191
DQ60 180
DQ61 182
DQ62 192
DQ63 194

DQS0# 11
DQS1# 29
DQS2# 49
DQS3# 68
DQS4# 129
DQS5# 146
DQS6# 167
DQS7# 186
DQ50 13
DQ51 31
DQ52 51
DQ53 70
DQ54 131
DQ55 148
DQ56 169
DQ57 188

OTD0 114
OTD1 119







DDR2-200P-23-GP-U1
62.10017.A71




REVERSE TYPE




<Variant Name>

Title		Wistron Corporation	
Size		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Custom		LZ2	
Date: Monday, June 23, 2008		Sheet 16 of 41	



[illegible]

integrated VccSus1_05,VccSus1_5,VccCL1_5	
INTVRMEN	High=Enable Low=Disable
integrated VccLan1_05VccCL1_05	
LAN100_SLP	High=Enable Low=Disable




<Variant Name>



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
ICH9-M (1 of 4)			
Size	Document Number	Rev	Sheet
	LZ2		51
Date:	Monday, June 23, 2008	Sheet	19 of 41

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	LP(Default)
A16 swap override strap		
PCI_GNT#3 low = A16 swap override enable high = default		



LAN
MINI I/O
NEW COARD



USB JACK0
USB JACK2
BLUE TOOTH
USB JACK1
FINGER PRINT
MINI CARD
CAMERA
NEWCARD
CARDREADER

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
File		
ICH9-M (1 of 4)		
Size	Document Number	Rev
	LZ2	SB
Date: Monday, June 23, 2008	Sheet 20 of 41	

VccRTC=6uA in G3

Vcc1_5_B=646mA

*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail

VccSATAPLL=47mA

Vcc1_5_A=1.342A

USBPLL=11mA

VccLAN3_3=19mA

VccGLANPLL=23mA

VccGLAN1_5=80mA

VccGLAN3_3=1mA

Vcc1_05=1.634A

Layout Note:Place near ICH9M

VccDMIPLL=23mA

VccDMI=48mA

V_CPU_I0=2mA

VCC3_3=308mA

VccHDA=11mA

VccSusHDA=11mA

VccSus3_3=212mA




VccCL3_3=19mA

緯創資通




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
ICH9-M (3 of 4)			
Size	Document Number		Rev
	LZ2		SB
Date: Tuesday, May 13, 2008	Sheet 22	of 41	


BT CONNECTOR




GOLDEN FINGER FOR DEBUG BOARD



WIRELESS SWITCH




MDC CONN







- 1.route on bottom as differential pairs.
2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3.No vias, No 90 degree bends.
4.pairs must be equal lengths.
5.6mil trace width,12mil separation.
6.36mil between pairs and any other trace.
7.Must not cross ground moat,except RJ-45 moat.



10/100M Lan Transformer

68.NS013.30A




Changed

<Variant Name>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
LAN connector/NEW CARD/SIM		
Size	Document Number	Rev
A3	LZ2	SB
Date: Monday, June 23, 2008		
Sheet 27 of 41		

R1302	C38	SD_D1 OUT FROM	IC P/N
10K	47 PF	PIN 26(MS_D1)	5158&5158E
NC	NC	PIN 23	5158E




	R71	R72
RTS5158	ASM	ASM
RTS5158E	NO ASM	NO ASM



CLK CONTROL	R1303 R1301	X7, R1373, C842, C843
48MHZ	ASM	NO ASM
12MHZ	NO ASM	ASM

Pin 13 (XTAL CTL)	Clock source	Remark
Floating	12MHz crystal input	
Pull high	Clock generator's 48MHz input	Input to RTS5158E(Pin 48)

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CARD READER			
Size A3	Document Number	Rev	
	LZ2	SB	
Date: Monday, June 23, 2008		Sheet 28 of 41	



Primary : STMicro LIS244AL
2nd: ADI ADXL322

	ADXL322 LIS244AL	No Accel
R545	NO_ASM	ASM
R547	ASM	ASM
All other	ASM	NO_ASM






Layout Comment :

- (1) Place C148, C149, Q18, R116, R121, C126, C130, R107, R106 close to U18.
- (2) Avoid routing under DCDC switching area.




BOM1

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: GSENSOR			
Size	Document Number		Rev
	LZ2		SB
Date: Monday, June 23, 2008		Sheet 30 of 41	

USB * 3 PORT





Finger Print




BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB CONN/FINGER PRINT			
Size B	Document Number LZ2	Rev SB	
Date:	Monday, June 23, 2008	Sheet	32 of 41




Run Power




BOM1

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title	PWRPLANE&RESET LOGIC
Size	Document Number
Date: Monday, June 23, 2008	Rev
Sheet 33 of 41	SB


SPI Flash




Lid Switch




Keyboard Connector




Launch Board




AV Panel



TouchPad Connector






	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
	N/A	N/A	CURRENT MODE	D-Cap MODE
	380k/CH1 590k/CH2	280k/CH1 430k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
	N/A	not use	ADJ.	5V Fixed Output
	N/A	not use	ADJ.	3.3V Fixed Output
Switcher OFF	not use	Switcher ON	Switcher ON	Switcher ON
LDO OFF	not use	LDO ON	LDO ON	VREG3 on


For TPS51120,
Vout=5V


1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V


1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.









1D5V_NB_S0
Iomax=3.0A



1D5V_SB_S0
Iomax=3.0A



CHARGER



BOM1

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Charger BQ24740			
Size	Document Number	Rev	SB
L72			
Date: Monday, June 23, 2008		Sheet 39 of	41

