



LAYER 1 : TOP
 LAYER 2 : GND
 LAYER 3 : IN1
 LAYER 4 : IN2
 LAYER 5 : VCC
 LAYER 6 : BOT




PCB Layers

- Layer 1TOP
- Layer 2GND
- Layer 3IN1
- Layer 4IN2
- Layer 5SVCC
- Layer 6BOTTOM




YONAH Power-up Timing Specifications




Ta=VCC and VCCP assertion to VID[5:0] valid
Tb=VID[5:0] stable to VCC valid
Tc=BCLK stable to PWRGOOD assertion
Td=PWRGOOD to RESET# de-assertion time
Te=VCC,boot valid to PWRGOOD assertion time

Voltage Rails


Voltage Rails	ON S0-S2	ON S3	ON S4	ON S5	Control signal
VCC_CORE	X				VRON
+1.5V	X				MAINON
+1.05V	X				MAINON
5V_S5/3V_S5/1.5V_S5	X	X	X	X	S5_ON
5VSUS/3VSUS/1.8VSUS	X	X			SUSON
SMDDDR_VTERM/+2.5V/+3V/+5V/+12V	X				MAINON
+VCC_GFX_CORE/+1.2V_GFX_PCIE	X				MAINON
LANVCC	X	X	X	X	LAN_ON
3VPCU	X	X	X	X	VL
5VPCU	X	X	X	X	VL




PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
RICOH822	AD25	REQ0# / GNT0#	INT 6/1#









CPU H/W MONITOR





EB1213-0011



5











DDRII DUAL CHANNEL A, B.

13



DDRII A CHANNEL




DDRII B CHANNEL




Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM





M_B_A[14..0] M_B_A[14..0] (9,12)
M_A_A[14..0] M_A_A[14..0] (9,12)




+0.9VSMVTT (29,31)
+3V (3,6,8,11,12,14,15,16,17,18,20,22,24,25,26,27,29,30,31,32,33,34)










**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**



CARDREADER POWER

Memory Card Power Supply


EB1213-0025



Use 0805 type and over 20 mils trace width on both side



EB1213-0026

DEL some parts for Q32 R469 C577









3 IN 1 CARD READER

20




PROJECT : LE6
Quanta Computer Inc.


Size Document Number
Custom **JMB385 - Card Reader**
Date: Tuesday, April 29, 2008 Sheet 20 of 34




EB1213-0027




EB1213-0028





Check power Plan while +1.5VS5 or 1.5VSUS



AUD GPIO2 R293 *10K 4
AUD GPIO1 R292 *10K 4



The diagram shows a circuit for generating a PC beep signal. It features a 74AHCT1G66W hex inverter (U30) configured as a monostable multivibrator. The input of the inverter is connected to a 360Ω resistor (R360) and a 0.4μF capacitor (C589). The output of the inverter is connected to a 4PCBEEP signal line. The circuit is powered by a +3V supply and a 6.1μF/16V electrolytic capacitor (C588). A 4.7kΩ resistor (R482) is connected to the output of the inverter. The output of the inverter is also connected to a 4PCBEEP signal line, which is labeled as PC_BEEP1 in the legend.

PC BEEP

(14.16) AC2_SPKR

(25) PCBEEP1

R360 360 0.4

PCBEEP2

U30 74AHCT1G66W

+3V

C589 0.1u16V/y5V 4

4PCBEEP





C588 6.1u16V/XSR 4

PC_BEEP1





R482 4.7k 0.4

BEEP

INTERNAL SPEAKER AMPLIFIER








Modem connector





check EC and Vendor for CTS


EB1213-0022




KEYBOARD PULL-UP









BLUETOOTH




Del R315, R463




Del Q14 and Q36



LD1110 0041





LD1213-0040






Wireless switch


0 ohm szle from 0603 to 0805



**SATA_1
CONNECTOR**




CCD MODULE



CCD_PWRON#	High Disable	Low Enable
------------	-----------------	---------------

TOP FAN

EB1213-0019



CPU

EB1221-0001


MINI-PCIE


USB
EB1224-0001


RSPKR


RSPKL


BOT NB











DC/DC 3VPCU/5VPCU/+15V

