


KIWA7/A8

Schematics Document

Mobile Penryn uFCPGA with Intel
Cantiga_GM/PM+ICH9-M core logic

REV: 0.4

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title	Cover Sheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	KIWAX LA-5082P	0.4
				Date: Wednesday, March 18, 2009	Sheet 1 of 53	



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MB Block Diagram		
				Size	Document Number	Rev
				Custom	KIWAX_LA-5081P	0
Date				Wednesday, March 18, 2009	Sheet	2 of 53

DDR3 Voltage Rails

power plane State	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +0.75V +VCCP +CPU_CORE +VGA_CORE +1.8VS
S0	○	○	○	○
S1	○	○	○	○
S3	○	○	○	✗
S5 S4/AC	○	○	✗	✗
S5 S4/ Battery only	○	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗

SMBUS, SPI and I2C Control Table

	SOURCE	HDMI	LVDS	CRT	HDCP	SERIAL EEPROM	NEW CARD	CLK GEN	CAP sensor	Mini CARD1	Mini CARD2	BATT	THERMAL SENSOR (VGA)	THERMAL SENSOR (CPU)
EC_SMB_CK1 EC_SMB_DA1	KB926	X	X	X	X	X	X	X	X	X	X	V	X	X
EC_SMB_CK2 EC_SMB_DA2	KB926	X	X	X	X	X	X	X	V	X	X	X	V	V
ICH_SMBCLK ICH_SMBDAT	ICH9	X	X	X	X	X	V	V	X	V	V	X	X	X
LVDS_SCL LVDS_SDA	Cantiga	X	V	X	X	X	X	X	X	X	X	X	X	X
GMCH_CRT_CLK GMCH_CRT_DAT	Cantiga	X	X	V	X	X	X	X	X	X	X	X	X	X
HDMICLK_NB HDMIDAT_NB	Cantiga	V	X	X	X	X	X	X	X	X	X	X	X	X
VGA_DDCCLK VGA_DDCDATA	VGA	X	X	V	X	X	X	X	X	X	X	X	X	X
VGA_LVDS_SCL VGA_LVDS_DAT	VGA	X	V	X	X	X	X	X	X	X	X	X	X	X
VGA_HDMI_SCL VGA_HDMI_DAT	VGA	V	X	X	X	X	X	X	X	X	X	X	X	X
HDCP_SMB_CK1 HDCP_SMB_DA1	VGA	X	X	X	V	X	X	X	X	X	X	X	X	X
FSEL#SPICS#_SB FRD#SPI_SO_SB SPI_CLK_SB FWR#SPI_SI_SB	ICH9	X	X	X	X	X	X	X	X	X	X	X	X	X
FSEL#SPICS# FRD#SPI_SO SPI_CLK FWR#SPI_SI	KB926	X	X	X	X	V	X	X	X	X	X	X	X	X

VGA and DDR2 Voltage Rails (N10M)

power plane	State			
				+3VS +VGA_CORE +1.1VS (for 55nm) +1.05VS (for 40nm) +1.8VS
S0	○	○	○	○
S1	○	○	○	○
S3	○	○	○	✗
S5 S4/AC	○	○	✗	✗
S5 S4/ Battery only	○	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗

EDP at Tj = 97C*

Power Supply Rail		NB9M-GS		N10M-GE1-S	
(V)		GDDR3	DDR2	GDDR3	DDR2
NVVDD	Variable	11.22A	10.87A	13.56A	13.47A
FB_DLLAVDD	1.1	25mA		25mA	
FB_PLLAVDD	1.1	10mA		10mA	
IFPC_IOVDD	1.1	385mA		180mA	
IFPD_IOVDD	1.1	385mA		180mA	
IFPE_IOVDD	1.1	385mA		180mA	
IFPF_IOVDD	1.1	385mA		180mA	
PEX_IOVDD/Q	1.1	1550mA		1550mA	
PEX_PLLVDD	1.1	165mA		65mA	
PLLVD	1.1	55mA		30mA	
SP_PLLVDD	1.1	25mA		10mA	
VID_PLLVDD	1.1	50mA		25mA	
TOTAL	1.1	3.425A		2.435A	
FBVDD/Q	1.8	2.24A	1.65A	2.24A	1.75A
IFPA_IOVDD	1.8	50mA		50mA	
IFPB_IOVDD	1.8	50mA		50mA	
IFPAB_PLLVDD	1.8	100mA		75mA	
IFPCD_PLLVDD	1.8	160mA		80mA	
IFPEF_PLLVDD	1.8	160mA		80mA	
TOTAL	1.8	2.76A	2.17A	2.575A	2.085A
DACA_VDD	3.3	110mA		110mA	
DACB_VDD	3.3	125mA		125mA	
DACC_VDD	3.3	110mA		110mA	
MIOA_VDDQ	3.3	10mA		10mA	
MIOB_VDDQ	3.3	10mA		10mA	
VDD33	3.3	80mA		80mA	
TOTAL	3.3	0.445A		0.445A	

POWER SEQUENCE


The ramp time for any rail must be more than 40us


(+3VS) VDD33

(1.1VS or 1.05VS) PEX_VDD

(+VGA_CORE) NVVDD




(1.8VS) FBVDDQ






H_THERMDA, H_THERMDC routing together, Trace width / Spacing = 10 / 10 mil


XDP Reserve




Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KIWAX_LA-5082P	
Date: Wednesday, March 18, 2009				Sheet 5 of 53	



Width=4 mil ,
Spacing: 15mil
(55Ohm)




Layout note: Z0=55 ohm
0.5" max for GTLREF.




layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs

FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0
1067	266	0	0	0




Length match within 25 mils.
The trace width/space/other is
16/7/25.


Layout Note:
Route VCCSENSE and VSSSENSE traces at
27.4 Ohms with 50 mil spacing.
Place PU and PD within 1 inch of CPU.
Length matched to within 25 mils.




CONN@ JCPUD		
A4	VSS[001]	P6
A8	VSS[002]	P21
A11	VSS[003]	P24
A14	VSS[004]	R2
A16	VSS[005]	R5
A19	VSS[006]	R22
A23	VSS[007]	R25
AF2	VSS[008]	T1
B6	VSS[009]	T4
B8	VSS[010]	T23
B11	VSS[011]	T26
B13	VSS[012]	U3
B16	VSS[013]	U6
B19	VSS[014]	U21
B21	VSS[015]	U24
B24	VSS[016]	V2
C5	VSS[017]	V5
C8	VSS[018]	V22
C11	VSS[019]	V25
C14	VSS[020]	W1
C16	VSS[021]	W4
C19	VSS[022]	W23
C2	VSS[023]	W26
C22	VSS[024]	Y3
C25	VSS[025]	Y6
D1	VSS[026]	Y21
D4	VSS[027]	Y24
D8	VSS[028]	AA2
D11	VSS[029]	AA5
D13	VSS[030]	AA8
D16	VSS[031]	AA11
D19	VSS[032]	AA14
D23	VSS[033]	AA16
D26	VSS[034]	AA19
E3	VSS[035]	AA22
E6	VSS[036]	AA25
E8	VSS[037]	AB1
E11	VSS[038]	AB4
E14	VSS[039]	AB8
E16	VSS[040]	AB11
E19	VSS[041]	AB13
E21	VSS[042]	AB16
E24	VSS[043]	AB19
F5	VSS[044]	AB23
F8	VSS[045]	AB26
F11	VSS[046]	AC3
F13	VSS[047]	AC6
F16	VSS[048]	AC8
F19	VSS[049]	AC11
F2	VSS[050]	AC14
F22	VSS[051]	AC16
F25	VSS[052]	AC19
G4	VSS[053]	AC21
G1	VSS[054]	AC24
G23	VSS[055]	AD2
G26	VSS[056]	AD5
H3	VSS[057]	AD8
H6	VSS[058]	AD11
H21	VSS[059]	AD13
H24	VSS[060]	AD16
J2	VSS[061]	AD19
J5	VSS[062]	AD22
J22	VSS[063]	AD25
J25	VSS[064]	AE1
K1	VSS[065]	AE4
K4	VSS[066]	AE8
K23	VSS[067]	AE11
K26	VSS[068]	AE14
L3	VSS[069]	AE16
L6	VSS[070]	AE19
L21	VSS[071]	AE23
L24	VSS[072]	AE26
M2	VSS[073]	A2
M5	VSS[074]	AF6
M22	VSS[075]	AF8
M25	VSS[076]	AF11
N1	VSS[077]	AF13
N4	VSS[078]	AF16
N23	VSS[079]	AF19
N26	VSS[080]	AF21
P3	VSS[081]	A25
	VSS[082]	AF25
	VSS[083]	
	VSS[084]	
	VSS[085]	
	VSS[086]	
	VSS[087]	
	VSS[088]	
	VSS[089]	
	VSS[090]	
	VSS[091]	
	VSS[092]	
	VSS[093]	
	VSS[094]	
	VSS[095]	
	VSS[096]	
	VSS[097]	
	VSS[098]	
	VSS[099]	
	VSS[100]	
	VSS[101]	
	VSS[102]	
	VSS[103]	
	VSS[104]	
	VSS[105]	
	VSS[106]	
	VSS[107]	
	VSS[108]	
	VSS[109]	
	VSS[110]	
	VSS[111]	
	VSS[112]	
	VSS[113]	
	VSS[114]	
	VSS[115]	
	VSS[116]	
	VSS[117]	
	VSS[118]	
	VSS[119]	
	VSS[120]	
	VSS[121]	
	VSS[122]	
	VSS[123]	
	VSS[124]	
	VSS[125]	
	VSS[126]	
	VSS[127]	
	VSS[128]	
	VSS[129]	
	VSS[130]	
	VSS[131]	
	VSS[132]	
	VSS[133]	
	VSS[134]	
	VSS[135]	
	VSS[136]	
	VSS[137]	
	VSS[138]	
	VSS[139]	
	VSS[140]	
	VSS[141]	
	VSS[142]	
	VSS[143]	
	VSS[144]	
	VSS[145]	
	VSS[146]	
	VSS[147]	
	VSS[148]	
	VSS[149]	
	VSS[150]	
	VSS[151]	
	VSS[152]	
	VSS[153]	
	VSS[154]	
	VSS[155]	
	VSS[156]	
	VSS[157]	
	VSS[158]	
	VSS[159]	
	VSS[160]	
	VSS[161]	
	VSS[162]	
	VSS[163]	



Mid Frequency Decoupling




ESR <= 1.5m ohm
Capacitor > 1980uF



Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Penryn (3/3)	
Size B	Document Number	KIWAX_LA-5082P		Rev 0.4	
Date:	Wednesday, March 18, 2009	Sheet	7	of	53


(14) DDR_A_D[0..63]



GM45@



CANTIGA ES_FCBGA1329

(15) DDR_B_D[0..63]




GM45@

CANTIGA ES_FCBGA1329




Layout Note:
Place near JP4

Layout Note: Place these 4 Caps near Command
and Control signals of DIMMA



Layout Note:
Place near JP4.203 & JP4.204




DDR3 SO-DIMM A
REVERSE

Security Classification		Compal Secret Data		Title	
Issued Date	2007/09/29	Deciphered Date	2007/09/29	DDR3 SO-DIMM A REVERSE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	KTWAX_LA-5082P
				Date	Wednesday, March 18, 2009
				Sheet	14 of 53

- (9) DDR_B_DQS#[0..7]
- (9) DDR_B_D[0..63]
- (9) DDR_B_DM[0..7]
- (9) DDR_B_DQS[0..7]
- (9) DDR_B_MA[0..14]



Layout Note:
Place near JP5

Layout Note: Place these 4 Caps near Command
and Control signals of DIMMA



Layout Note:
Place near JP5.203 & JP5.204

<BOM Structure>



same with intel DDR3 CRB connection

DDR3 SO-DIMM B
REVERSE

Security Classification		Compal Secret Data		Title	
Issued Date	2007/09/29	Deciphered Date	2007/09/29	DDR3 SO-DIMM B REVERSE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				15	KTWAX_LA-5082P
				Date	Wednesday, March 18, 2009
				Sheet	15 of 53

- (10) PCIE_MTX_C_GRX_N[0..15] PCIE_MTX_C_GRX_N[0..15]
- (10) PCIE_MTX_C_GRX_P[0..15] PCIE_MTX_C_GRX_P[0..15]
- (10) PCIE_GTX_C_MRX_N[0..15] PCIE_GTX_C_MRX_N[0..15]
- (10) PCIE_GTX_C_MRX_P[0..15] PCIE_GTX_C_MRX_P[0..15]

U99A		
PCIE_MTX_C_GRX_P0	AE12	PEX_RX0_N
PCIE_MTX_C_GRX_N0	AE12	PEX_RX0_N
PCIE_MTX_C_GRX_P1	AG12	PEX_RX1_N
PCIE_MTX_C_GRX_N1	AG12	PEX_RX1_N
PCIE_MTX_C_GRX_P2	AG13	PEX_RX2_N
PCIE_MTX_C_GRX_N2	AE13	PEX_RX2_N
PCIE_MTX_C_GRX_P3	AE13	PEX_RX3_N
PCIE_MTX_C_GRX_N3	AG13	PEX_RX3_N
PCIE_MTX_C_GRX_P4	AG15	PEX_RX4_N
PCIE_MTX_C_GRX_N4	AE15	PEX_RX4_N
PCIE_MTX_C_GRX_P5	AE16	PEX_RX5_N
PCIE_MTX_C_GRX_N5	AG16	PEX_RX5_N
PCIE_MTX_C_GRX_P6	AE18	PEX_RX6_N
PCIE_MTX_C_GRX_N6	AG18	PEX_RX6_N
PCIE_MTX_C_GRX_P7	AG18	PEX_RX7_N
PCIE_MTX_C_GRX_N7	AE18	PEX_RX7_N
PCIE_MTX_C_GRX_P8	AE19	PEX_RX8_N
PCIE_MTX_C_GRX_N8	AG19	PEX_RX8_N
PCIE_MTX_C_GRX_P9	AE21	PEX_RX9_N
PCIE_MTX_C_GRX_N9	AG21	PEX_RX9_N
PCIE_MTX_C_GRX_P10	AE22	PEX_RX10_N
PCIE_MTX_C_GRX_N10	AG22	PEX_RX10_N
PCIE_MTX_C_GRX_P11	AE22	PEX_RX11_N
PCIE_MTX_C_GRX_N11	AG22	PEX_RX11_N
PCIE_MTX_C_GRX_P12	AE24	PEX_RX12_N
PCIE_MTX_C_GRX_N12	AG24	PEX_RX12_N
PCIE_MTX_C_GRX_P13	AG24	PEX_RX13_N
PCIE_MTX_C_GRX_N13	AE24	PEX_RX13_N
PCIE_MTX_C_GRX_P14	AG25	PEX_RX14_N
PCIE_MTX_C_GRX_N14	AE25	PEX_RX14_N
PCIE_MTX_C_GRX_P15	AE27	PEX_RX15_N
PCIE_MTX_C_GRX_N15	AG27	PEX_RX15_N


PCIE_GTX_C_MRX_P0	C930	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_P0	AD10	PEX_TX0_N
PCIE_GTX_C_MRX_N0	C931	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_N0	AD11	PEX_TX1_N
PCIE_GTX_C_MRX_P1	C932	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_P1	AD12	PEX_TX2_N
PCIE_GTX_C_MRX_N1	C933	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_N1	AD13	PEX_TX3_N
PCIE_GTX_C_MRX_P2	C934	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_P2	AD14	PEX_TX4_N
PCIE_GTX_C_MRX_N2	C935	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_N2	AD15	PEX_TX5_N
PCIE_GTX_C_MRX_P3	C936	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_P3	AD16	PEX_TX6_N
PCIE_GTX_C_MRX_N3	C937	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_N3	AD17	PEX_TX7_N
PCIE_GTX_C_MRX_P4	C938	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_P4	AD18	PEX_TX8_N
PCIE_GTX_C_MRX_N4	C939	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_N4	AD19	PEX_TX9_N
PCIE_GTX_C_MRX_P5	C940	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_P5	AD20	PEX_TX10_N
PCIE_GTX_C_MRX_N5	C941	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_N5	AD21	PEX_TX11_N
PCIE_GTX_C_MRX_P6	C942	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_P6	AD22	PEX_TX12_N
PCIE_GTX_C_MRX_N6	C943	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_N6	AD23	PEX_TX13_N
PCIE_GTX_C_MRX_P7	C944	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_P7	AD24	PEX_TX14_N
PCIE_GTX_C_MRX_N7	C945	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_N7	AD25	PEX_TX15_N
PCIE_GTX_C_MRX_P8	C946	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_P8	AD26	PEX_TX16_N
PCIE_GTX_C_MRX_N8	C947	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_N8	AD27	PEX_TX17_N
PCIE_GTX_C_MRX_P9	C948	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_P9	AD28	PEX_TX18_N
PCIE_GTX_C_MRX_N9	C949	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_N9	AD29	PEX_TX19_N
PCIE_GTX_C_MRX_P10	C950	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_P10	AD30	PEX_TX20_N
PCIE_GTX_C_MRX_N10	C951	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_N10	AD31	PEX_TX21_N
PCIE_GTX_C_MRX_P11	C952	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_P11	AD32	PEX_TX22_N
PCIE_GTX_C_MRX_N11	C953	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_N11	AD33	PEX_TX23_N
PCIE_GTX_C_MRX_P12	C954	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_P12	AD34	PEX_TX24_N
PCIE_GTX_C_MRX_N12	C955	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_N12	AD35	PEX_TX25_N
PCIE_GTX_C_MRX_P13	C956	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_P13	AD36	PEX_TX26_N
PCIE_GTX_C_MRX_N13	C957	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_N13	AD37	PEX_TX27_N
PCIE_GTX_C_MRX_P14	C958	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_P14	AD38	PEX_TX28_N
PCIE_GTX_C_MRX_N14	C959	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_N14	AD39	PEX_TX29_N
PCIE_GTX_C_MRX_P15	C960	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_P15	AD40	PEX_TX30_N
PCIE_GTX_C_MRX_N15	C961	PM@	1	2	0.1U_0402_10V7K	PCIE_GTX_MRX_N15	AD41	PEX_TX31_N

(22) CLK_PCIE_VGA# CLK_PCIE_VGA#



(22) CLK_PCIE_VGA# CLK_PCIE_VGA#

(8,26,30,31) PLT_RST#


(8,26,30,31) PLT_RST#




If External Spread Spectrum not stuff then stuff resistor



	Device ID
NB9M-GS	0x06E9
N10M-GE1-S (55nm)	0x6EC



External Spread Spectrum


















Security Classification	Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
N10M PCIE, LVDS, GPIO, CLK				
Size B	Document Number	Rev		
	KIWA5/6 LA-5081P	0.4		
Date:	Wednesday, March 18, 2009	Sheet	16	of 53




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	N10M Memory	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 0.4
				KIWA56 LA-5081P		
				Date:	Wednesday, March 18, 2009	Sheet 17 of 53

FOR N10M 40NM , 1.1VS needs to be changed to 1.05VS



Security Classification		Compal Secret Data		Compal Electronics, Inc. NB10M Power		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	KIWA5/6 LA-5081P Date: Wednesday, March 18, 2009	Sheet 18 of 53



Memory/PKG	FBCAL_PU_GND	FBCAL_PD_VDDQ	FBCAL_TERM_GND
DDR2	30.1ohm	30.1ohm	NC
GDDR3	33.2ohm	44.2ohm	40.2ohm


To update for NV PUN-03304-001_V06 (2008/4/01)



A total of 8 signals are required for GB1 strapping this includes
2 reference signals
6 physical strapping pins
4 logical strapping bits
A total of 24 logical strapping bits are available


R148 pop 25K ohm
when use N10M-GE1-S (55nm)

- (17) STRAP2
- (17) STRAP1
- (17) STRAP0
- (17) ROM_SCLK
- (17) ROM_SI
- (17) ROM_SO



GB1 Family GPU Strap Options


GPU	FB Memory (DDR2)	ROM_SO	ROM_SCLK	ROM_SI	STRAP2	STRAP1	STRAP0
N10M-GE1-S (0x6EC) 55nm	Samsung 64Mx16	PU 5K	PD 15K	PD 10K	PU 5K	PD 10K	PU 45K
	Hynix 64Mx16	PU 5K	PD 15K	PD 5K	PU 5K	PD 10K	PU 45K
	Qimonda 64Mx16	PU 5K	PD 15K	PD 15K	PU 5K	PD 10K	PU 45K
GPU	FB Memory (DDR2)	ROM_SO	ROM_SCLK	ROM_SI	STRAP2	STRAP1	STRAP0
N10M-GS (0x6EC) 40nm	Samsung 64Mx16	PD 10K	PD 15K	PD 10K	PU 10K	PD 10K	PU 45K
	Hynix 64Mx16	PD 10K	PD 15K	PD 5K	PU 10K	PD 10K	PU 45K
	Qimonda 64Mx16	PD 10K	PD 15K	PD 15K	PU 10K	PD 10K	PU 45K



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/10/15	Deciphered Date	2008/10/15			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				VRAM DDRA		
				Size Custom	Document Number KIWA5/6 LA-5081P	Rev 0.4
				Date: Wednesday, March 18, 2009		Sheet 20 of 53

10/30 update PS8171 co-lay circuit


For 8171




PIN NUM	8101T	8171
PIN1	GND	ASQ0
PIN3	PC0	PEQ
PIN4	PC1	PIO
PIN7	HPD#	HPDX
PIN10	RE_EN#	CEXT
PIN11	VCC	ASQ1
PIN12	GND	APD
PIN27	GND	EMI0
PIN33	VCC	EMI1
PIN34	DCCBUF_EN	DCCBUF
PIN35	CFG	PRE

```
For 8171 net name:
EMI0, EMI1
ASQ0, ASQ1
APD
```


TMDS pull down (500ohm) resistors for ATI M92-S2 XT




NEAR CONNECTOR



P/N: SA00002D700 (8101T)
P/N: SA00001U920 (CH7318C)




For 8171








KIWB3/B4 LA4551P

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title	Level Shifter _PS8101T	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.
				Custom	KIWAQ_LA-5082P	
				Date:		

LCD POWER CIRCUIT





LCD/PANEL BD. Conn. FOR UMA




Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc. LVDS & DVI Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B Document Number KIWA5/6 LA-5081P Date: Wednesday, March 18, 2009	Rev 0.4 Sheet 24 of 53

CRT Connector


CLOSE TO CONN




CLOSE TO CONN



CLOSE TO CONN







CLOSE TO CONN




PIN ASSIGMENT

D-SUB	FUNCTION
9	+CRT_VCC
1	RED
6	GND
2	GREEN
7, 5	GND
3	BLUE
8	GND
14	VSYNC
10	GND
13	HSYNC
11	SENSE
12	SM_DAT
15	SM_CLK
4	PIN4

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT & TV-OUT Connector	
Size	Custom	Document Number	KIWA5/6 LA-5081P	Rev	0.4
Date	Wednesday, March 18, 2009	Sheet	25	of	53





Place closely pin D4



A16 Swap Override Strap	
PCI_GNT#3	Low= A16 swap override Enable High= Default*


Boot BIOS Strap		
PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC*








XOR Chain Entrance Strap		
ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation
1	1	Set PCIE port config bit 1



PORT	DEVICE
0	HDD
1	ODD
4	E-SATA
5	






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title Mini-Card/3G/TV/BT		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					KIWX LA-5082P	0.4
Date:				Wednesday, March 18, 2009	Sheet	30 of 53



Layout Notice : Filter place as close chip as possible.




Layout Notice : Place as close chip as possible.






(CLKREQ#) and (ENERGY_DET) are only supported in BCM5787M



Layout Notice : Place as close chip as possible.




Layout Notice : 1.2V filter. Place as close chip as possible.





Notice : 4.7u 6.3V capacitor Thickness 1.25mm


Layout Notice : Filter place as close chip as possible.




Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	Rev
				Wednesday, March 18, 2009	0.4
				Sheet	31 of 53




RJ45 CONN



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2007/10/15				Title			
Deciphered Date				2008/10/15				LAN CONTROLLER			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Rev			
Date				Wednesday, March 18, 2009				Sheet 32 of 53			




SATA ODD Conn.



Security Classification	Compal Secret Data			Title		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	HDD & ODD Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number KIWA5/6 LA-5081P	Rev 0.4
				Date:	Wednesday, March 18, 2009	Sheet 33 of 53


0308_Change R294 and R295 from 0 ohm to bead, C363 from 10uF to 680pF, C365 and C368 from 0.1uF to 680p

For Layout:
Place decoupling caps near the power pins of SmartAMC device.




(3.33V)
250mW

Place these C and R around AGND and DGND,
then choose the one which is close to Codec
to populate




Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title CX20561-AMOM Codec		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	KIWA5/6 LA-5081P	0.4
Date:				Wednesday, March 18, 2009	Sheet	34 of 53


Speaker Connector




GAIN0	GAIN1	
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB




Audio Jack



Headphone




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title	AMP Audio speaker CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date: Wednesday, March 18, 2009	Rev 0.4
				Sheet 35 of 53	



Source:SP010001E00
2nd source:SP010001F00
30 pin




INT_KBD Conn.

KS[0..7] (36)
KSO[0..15] (36)





CONN PIN define need double check

FOR LPC SIO DEBUG PORT





EC DEBUG PORT




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				KIWA5/6 LA-5081P	
				Date:	Wednesday, March 18, 2009
				Sheet	38 of 53
				Rev	0.4



FOR EC 16M SPI ROM






INPUT		OUTPUT Y
A	B	
L	L	L
H	L	H
L	H	H
H	H	H





LED Green




Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2007/10/15		Deciphered Date		2008/10/15			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title					
				LED/EC SPI ROM					
				Size B		Document Number		Rev	
						KIWA5/6 LA-5081P		0.4	
				Date:		Wednesday, March 18, 2009			
				Sheet		39 of 53			




CMOS Camera Conn




LIFT USB CONN. 1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	KIWA5/6 LA-5081P
				Date:	Wednesday, March 18, 2009
				Sheet	40 of 53
				Rev	0.4




ON/OFF switch





Lid Switch



Switch Board Conn.




Kill Switch





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title	Audio Jack & SW connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				KIWA5/6 LA-5081P	
				Date: Wednesday, March 18, 2009	Sheet 41 of 53







+5VALW TO +5VS




+3VALW TO +3VS



+1.5V to +1.5VS





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface		
Size	Document Number	KIWA5/6 LA-508IP				Rev
Customer						0.4
Date:	Wednesday, March 18, 2009	Sheet	42	of	53	




Vin Detector


High	17.944	17.706	17.470
Low	16.242	16.027	15.808



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2007/09/20		Deciphered Date		2008/09/20		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						DCIN & DETECTOR					
						Size	Document Number			Rev	
						Custom				0.4	
						Date:	Wednesday, March 18, 2009			Sheet	43



PH1 under CPU bottom side :
CPU thermal protection at 92 degree C
Recovery at 56 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/6/22	Deciphered Date	2008/6/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BATTERY CONN / OTP	
Size	Document Number	Rev		Date: Wednesday, March 18, 2009	
		0.4		Sheet 44 of 53	




CP Point Setting

CP point=ladapter*85%

90W adapter
 $V_{acset}=3.3 \times (127K / (84.5K + 127K)) = 1.885V$
 $CP \text{ Point} = (V_{acset} / V_{vdac}) \times (0.1 / PR302) = 4A$

65W adapter
 $V_{acset}=3.3 \times (115K / (165K + 115K)) = 1.355V$
 $CP \text{ Point} = (V_{acset} / V_{vdac}) \times (0.1 / PR302) = 2.74A$

Input OVP : 22.3V
 ACIN detect : 17.26V
 Fsw : 300KHz




CHGVADJ	Pre Cell
3.3V	4.35V
0V	4V


"CHGVADJ" connect to EC DA pin

LI-3S : 13.5V --- BATT-OVP=1.5V
BATT-OVP=0.1112*BATT+


Security Classification		Compal Secret Data	
Issued Date	2008/05/21	Deciphered Date	2009/05/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
CHARGER			
Size	Document Number	Rev 0.4	
Date:	Wednesday, March 18, 2009	Sheet	45 of 53





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/11/12	Deciphered Date	2008/11/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Rev
				Wednesday, March 18, 2009	47 of 53






For N10M-GE1
GPIO15 GPIO20

GPU_VID1	GPU_VID0	VGA_CORE
0	0	0.95V
0	1	1.0V
1	1	1.2V

For N10M-GS
PR616=>9.09K
PR622=>2.21K
PR629, PR630, PC625, PQ606, PR620=>un-pop
PR621, PR624, PC632, PQ607, PR618=>un-pop

Security Classification	Compal Secret Data	
Issued Date	2007/11/12	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		2008/11/12

Compal Electronics, Inc.		
VGA_CORE/1.8V/1.1VS		
Title	Document Number	Rev
Date: Wednesday, March 18, 2009	Sheet 48 of 53	0.4



Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		modify battery select circuit			add PQ312 and PR338	2009.01.14	
2		change +1.1VS voltage to +1.05V			change P622 to 2.21K only for N10M-GS(40nm)		
3							
4							
5							
6							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							

NO			DATE			PAGE	MODIFICATION LIST						PURPOSE					
1			12/10			39	Remove D11, and add R22, R25											
			12/10			36	change PWR_LED_SC# from U46.38 to U46.34											

A

B

C

D

5

4

3

2

1

Compal Electronics, Inc.			
Title			
HW PIR			
Size B	Document Number KWAX_LA-5082P		Rev 0.4
Date:	Wednesday, March 18, 2009		Sheet 51 of 53

	NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
D	1	1/15	39	modify H19 hold size, and change the H5、H6 and H19 hold type.	
			42	add 4 CAPs C52, C53, C54 and C55 for EMI.	
			35	change C572 and C574 footprint from 0603 to 0402.	
			34	add R44 for BEEP# test	
	2	1/16	30	Remove one Mini-PCIE function! (Connector Side) Remove component is JP18, R363, R364, R367, R369, R371, R373, R375, R377, R378, R379, R380 and R383 Remove 3G function! Remove component is JP14, D12, R6, C6, C7, R7 and D13	
			28	Remove one Mini-PCIE function!(SB side) Remove component is C884 and C885	

A

B

C

D

Compal Electronics, Inc.			
Title			
HW PIR			
Size B	Document Number KIWAX_LA-5082P		Rev 0.4
Date:	Wednesday, March 18, 2009		Sheet 52 of 53

NO		DATE		PAGE		MODIFICATION LIST		PURPOSE	
1		3/16		06		add R1089, C1162 and H_DPRSTP#_R			
				08		add C1163, C1164,and C1165 for EMC request.			
				19		change H_DPRSTP# to H_DPRSTP#_R			
						P19 add Bom structure 40nm@ GPU and 55nm@ GPU			
						R999 change to 24.9K			
				23		add R1095 pull high			
				35		swap HP_OUTL and HP_OUTR			
				36		add R1090, R1091, R1092, R1093			
						CAPS_LED#, NUJM_LED#, ESB_CK_R, and ESB_DA_R			
				41		add R256, R258 Bom configuration			
						Remove CY SMBus			
				42		add C1166, C1167 for EMC request.			
2		3/16		28		change PCIE Port1 to Port3			
				30		change PCIE Port1 to Port3			