


LA46 Switchable Graphics System Schematics

Project Code: 91.4GV01.001  
PCB(Raw Card): 09911-1



**PCB LAYER**  
L1: Top  
L2: GND  
L3: Signal  
L4: Signal  
L5: VCC  
L6: Signal  
L7: GND  
L8: Signal

**CPU DC/DC**  
ISL62882 38, 39  
INPUTS: DCBATOUT  
OUTPUTS: VCC\_CORE

**SYSTEM DC/DC**  
TPS51123 40  
INPUTS: DCBATOUT  
OUTPUTS: 5V\_AUX\_S5, 303V\_AUX\_S5, 5V\_S5, 303V\_S5

**SYSTEM DC/DC**  
RT8209E 41  
INPUTS: DCBATOUT  
OUTPUTS: 1D5V\_S3

**SYSTEM DC/DC**  
RT8209E 41  
INPUTS: DCBATOUT  
OUTPUTS: 1D05V\_S0

**SYSTEM DC/DC**  
RT8209E 42  
INPUTS: DCBATOUT  
OUTPUTS: 1D05V\_VTT

**LDO**  
RT9025 43  
INPUTS: 303V\_S5  
OUTPUTS: 1D8V\_S0

**LDO**  
RT9026 43  
INPUTS: 1D5V\_S3  
OUTPUTS: 0D75\_S0, DDR\_VREF\_S3

**SYSTEM DC/DC**  
ISL62881 44  
INPUTS: DCBATOUT  
OUTPUTS: VCC\_GFXCORE

**SYSTEM DC/DC**  
ISL62872 45  
INPUTS: DCBATOUT  
OUTPUTS: V6A\_CORE\_S0

**CHARGER**  
BQ24745 46  
INPUTS: DCBATOUT  
OUTPUTS: BT+

5

4


## Processor Strapping

| Pin Name | Strap Description                                          | Configuration (Default value for each bit is 1 unless specified otherwise)                                                                                                                                                                                                                                                                               | Default Value |
|----------|------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|
| CFG[4]   | Embedded DisplayPort Presence                              | 1: Disabled - No Physical Display Port attached to Embedded DisplayPort.<br>0: Enabled - An external Display Port device is connected to the Embedded Display Port.                                                                                                                                                                                      | 1             |
| CFG[3]   | PCI-Express Static Lane Reversal                           | 1: Normal Operation.<br>0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...                                                                                                                                                                                                                                                                                   | 1             |
| CFG[0]   | PCI-Express Configuration Select                           | 1: Single PCI-Express Graphics<br>0: Bifurcation enabled                                                                                                                                                                                                                                                                                                 | 1             |
| CFG[7]   | Reserved - Temporarily used for early Clarksfield samples. | Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor<br><b>Note:</b> Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report].<br>For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality. | 0             |

## PCH Strapping

| Name                  | Schematics Notes                                                                                                                                                                                                                                                                  |
|-----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SPKR                  | <b>Reboot option at power-up</b><br><b>Default Mode:</b> Internal weak Pull-down.<br><b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.                                                                                        |
| INIT3_3V#             | Weak internal pull-down. Do not pull high.                                                                                                                                                                                                                                        |
| GNT3#/GPIO55          | <b>Default Mode:</b> Internal pull-up.<br><b>Low (0) = Top Block Swap Mode</b> (Connect to ground with 4.7-kΩ weak pull-down resistor).                                                                                                                                           |
| INTVRMEN              | <b>High (1) = Integrated VRM is enabled</b><br><b>Low (0) = Integrated VRM is disabled</b>                                                                                                                                                                                        |
| GNT0#, GNT1#          | <b>Default (SPI):</b> Left both GNT0# and GNT1# floating. No pull up required.<br><b>Boot from PCI:</b> Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating.<br><b>Boot from LPC:</b> Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor. |
| GNT2#/GPIO53          | <b>Default - Internal pull-up.</b><br><b>Low (0)=</b> Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).                                                                                                                                    |
| GPIO33                | <b>Default:</b> Do not pull low.<br><b>Disable ME in Manufacturing Mode:</b> Connect to ground with 1-kΩ pull-down resistor.                                                                                                                                                      |
| SPI_MOSI              | <b>Enable iTPM:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor.<br><b>Disable iTPM:</b> Left floating, no pull-down required.                                                                                                                                            |
| NV_ALE                | <b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor.<br><b>Disable Danbury:</b> Connect to ground with 4.7-kΩ weak pull-down resistor.                                                                                                                     |
| NC_CLE                | Weak internal pull-up. Do not pull low.                                                                                                                                                                                                                                           |
| HAD_DOCK_EN#/GPIO[33] | <b>Low (0):</b> Flash Descriptor Security will be overridden.<br><b>High (1) :</b> Flash Descriptor Security will be in effect.                                                                                                                                                   |
| HDA_SDO               | Weak internal pull-down. Do not pull high.                                                                                                                                                                                                                                        |
| HDA_SYNC              | Weak internal pull-down. Do not pull high.                                                                                                                                                                                                                                        |
| GPIO15                | Weak internal pull-down. Do not pull high.                                                                                                                                                                                                                                        |
| GPIO8                 | Weak internal pull-up. Do not pull low.                                                                                                                                                                                                                                           |
| GPIO27                | <b>Default = Do not connect (floating)</b><br>High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit.<br>Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.                     |

## N11M-GE Power Sequence




3

2


1

## Sequence AC







PLANAR\_ID[1..0]

| KBC GPin   | 31 | 23 | Planar ID Version | Planar PCB Version |
|------------|----|----|-------------------|--------------------|
| PLANAR_IDn | 1  | 0  | Planar ID Version | Planar PCB Version |
|            | 0  | 0  | LA46 - SA         | SA                 |
|            | 0  | 1  | LA46 - SB         | SB                 |
|            | 1  | 0  | LA46 - SB         | SC                 |
|            | 1  | 1  |                   | -1                 |
|            |    |    |                   |                    |





<Core Design>




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.



|         |       |       |       |       |       |       |       |
|---------|-------|-------|-------|-------|-------|-------|-------|
| VGA 27M | RNT1  | R75   | X1    | R79   | R80   | C107  | C131  |
| Crystal | DY    | DY    | Mount | Mount | Mount | Mount | Mount |
| CLK GEN | Mount | Mount | DY    | DY    | DY    | DY    | DY    |




| FSC   | 0                   | 1      |
|-------|---------------------|--------|
| SPEED | 133MHz<br>(Default) | 100MHz |




**Layout Notes:**



Make sure that the stubs to the test points(CK\_PWRGD, CLK\_EN#, GEN\_XTAL\_OUT) in the layout are as short as possible on the high speed signals.







# PROCESSOR CORE POWER 48A -->Arrandale



AUBURNDALE



1.1V RAIL POWER

CPU CORE SUPPLY


POWER

CPU VIDS





SENSE LINES




The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.









Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarkfield VTT=1.1V





Please note that the VTT Rail Values are Auburndale  
VTT=1.05V; Clarksfield  
VTT=1.1V




SA 0901: LC require to reserve s3 reduce power circuit





SA 0903: Place across the plane




SB 1022 Remove














**Note:**  
If SA0\_DIM0 = 0, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA0  
SO-DIMMA TS Address is 0x30

If SA0\_DIM0 = 1, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA2  
SO-DIMMA TS Address is 0x32











Note:  
SO-DIMMB SPD Address is 0xA4  
SO-DIMMB TS Address is 0x34




H = 8mm  
SO-DIMMB is placed farther from the Processor than SO-DIMMA




|                                          |             |             |
|------------------------------------------|-------------|-------------|
| Integrated VccSus1_05,VccSus1_5,VccCL1_5 |             |             |
| INTVRMEN                                 | High=Enable | Low=Disable |
| Integrated VccLan1_05VccCL1_05           |             |             |
| LAN100_SLP                               | High=Enable | Low=Disable |









PCH: 71.0IBEX.G0U















Digital Display Interface




<Core Design>







These pins are left as NC,  
because the function is disable.



| BOOT BIOS Strap |           |                    |
|-----------------|-----------|--------------------|
| PCI_GNT#0       | PCI_GNT#1 | BOOT BIOS Location |
| 0               | 0         | LPC(Default)       |
| 1               | 0         | Reserved           |
| 0               | 1         | PCI                |
| 1               | 1         | SPI                |





24 dGPU\_PWM\_SELECT# <<< dGPU\_PWM\_SELECT#





These pins are left as NC,  
because the function is disable.

| DMI Termination Voltage |                                              |
|-------------------------|----------------------------------------------|
| NV_CLE                  | Set to Vss when low.<br>Set to Vcc when high |



| <i>Pair</i> | <i>Device</i> |
|-------------|---------------|
| 0           | NC            |
| 1           | USB3          |
| 2           | USB1          |
| 3           | WLAN          |
| 4           | Card Reader   |
| 5           | WWAN          |
| 6           | Disable (HM55 |
| 7           | Disable (HM55 |
| 8           | USB2          |
| 9           | Blue Tooth    |
| 10          | Finger Print  |
| 11          | NC            |
| 12          | Express Card  |
| 13          | Camera        |




|      |                        |      |
|------|------------------------|------|
| OC#0 | Port 0 & 1             | EHCI |
| OC#1 | Port 2 & 3             |      |
| OC#2 | Port 4 & 5             |      |
| OC#3 | Port 6 & 7             |      |
| OC#4 | Port 8 & 9             | EHCI |
| OC#5 | Port 10 & 11           |      |
| OC#6 | Port 12 & 13           |      |
| OC#7 | Floater OC# (not used) |      |








|                                                        |                                                                           |
|--------------------------------------------------------|---------------------------------------------------------------------------|
| A16 swap override Strap/Top-Block Swap Override jumper |                                                                           |
| PCI_GNT#3                                              | Low = A16 swap override/Top-Block Swap Override enabled<br>High = Default |


















| SEL | FUNCTION                                                                                                                                                                                                 | OUTPUT                                   |
|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------|
| L   | TMDSn+ = ATMDSn+<br>TMDSn- = ATMDSn-<br>TMDSCLK+ = ATMDSCLK+<br>TMDSCLK- = ATMDSCLK-<br>BTMDSn+ = High Impedance<br>BTMDSn- = High Impedance<br>BTMDSCLK+ = High Impedance<br>BTMDSCLK- = High Impedance | TMDSn+<br>TMDSn-<br>TMDSCLK+<br>TMDSCLK- |
| H   | TMDSn+ = BTMDSn+<br>TMDSn- = BTMDSn-<br>TMDSCLK+ = BTMDSCLK+<br>TMDSCLK- = BTMDSCLK-<br>ATMDSn+ = High Impedance<br>ATMDSn- = High Impedance<br>ATMDSCLK+ = High Impedance<br>ATMDSCLK- = High Impedance | TMDSn+<br>TMDSn-<br>TMDSCLK+<br>TMDSCLK- |

| $\overline{E}$ | S | YA   | YB   | YC   | YD   | Function |
|----------------|---|------|------|------|------|----------|
| H              | X | Hi-Z | Hi-Z | Hi-Z | Hi-Z | Disable  |
| L              | L | IA0  | IB0  | IC0  | ID0  | S = 0    |
| L              | H | IA1  | IB1  | IC1  | ID1  | S = 1    |

# LCD/INVERTER/CCD CONN



## CAMERA POWER




<Core Design>

|                         |                           |                                                                          |          |
|-------------------------|---------------------------|--------------------------------------------------------------------------|----------|
| <b>緯創資通</b>             |                           | <b>Wistron Corporation</b>                                               |          |
|                         |                           | 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C |          |
| Title                   |                           |                                                                          |          |
| <b>24 LCD &amp; CCD</b> |                           |                                                                          |          |
| Size                    | Document Number           |                                                                          | Rev      |
| Custom                  |                           |                                                                          | -1       |
| <b>LA46 MB DIS</b>      |                           |                                                                          |          |
| Date:                   | Tuesday, January 26, 2010 | Sheet                                                                    | 24 of 58 |



SA-0820 Move pi filter to CRT board.  
SA-0823



CLK\_DDC1\_5 <<< CLK\_DDC1\_5 49  
DAT\_DDC1\_5 <<< DAT\_DDC1\_5 49

CRT\_VSYNC1 <<< CRT\_VSYNC1 49  
CRT\_HSYNC1 <<< CRT\_HSYNC1 49

L=>B0 -DIS  
H=>B1 -UMA

18,23,24 dGPU\_SELECT#>>>

For DIS CRT

53 NV\_CRT\_HSYNC >>>


53 NV\_CRT\_VSYNC >>>

For UMA CRT


17 PCH\_HSYNC >>>

17 PCH\_VSYNC >>>

### Hsync & Vsync level shift



### DDC\_CLK & DATA level shift



L=>B0 -DIS  
H=>B1 -UMA

18,23,24 dGPU\_SELECT#>>>

19,23 dGPU\_EDID >>>

17 PCH\_DDCDATA <<<

17 PCH\_DDCLK <<<

<Core Design>






<Core Design>


**緯創資通** **Wistron Corporation**  
21F.88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C

|        |  |                           |  |                                  |  |          |  |
|--------|--|---------------------------|--|----------------------------------|--|----------|--|
| Title  |  |                           |  | <b>27 AUDIO CODEC ALC269Q-VB</b> |  |          |  |
| Size   |  | Document Number           |  |                                  |  | Rev      |  |
| Custom |  | <b>LA46 MB DIS</b>        |  |                                  |  | -1       |  |
| Date:  |  | Tuesday, January 26, 2010 |  | Sheet                            |  | 27 of 58 |  |







# SATA Connector







# ODD Connector




<Core Design>



for AR8131M apply in the future




- 
- 1
















D



C




B



A

# Run Power




<Core Design>

緯創資通 Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C

|          |                           |       |          |
|----------|---------------------------|-------|----------|
| Title    | 36 Run PWR                |       |          |
| Size     | Document Number           | Rev   |          |
| Customer | LA46 MB DIS               | 1     |          |
| Date     | Tuesday, January 26, 2010 | Sheet | 36 of 58 |



<Core Design>

緯創資通

Wistron Corporation

21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C

Title

37 BLANK

Size  
A3




Document Number  
LA46 MB



Rev  
SA

Date: Tuesday, January 26, 2010

Sheet 37 of 58


1





<Core Design>

|                                                                                                                |                                 |
|----------------------------------------------------------------------------------------------------------------|---------------------------------|
| <b>緯創資通</b> Wistron Corporation<br>21F.88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C |                                 |
| Title                                                                                                          | 39 ISL62882 CPU CORE ( 2 of 2 ) |
| Size                                                                                                           | Document Number                 |
| A3                                                                                                             | LA46 MB DIS                     |
| Date:                                                                                                          | Wednesday, January 27, 2010     |
| Sheet                                                                                                          | 39 of 58                        |
| Rev                                                                                                            | -1                              |



|         | GND                  | VREF                 | VREG3                | VREG5                |
|---------|----------------------|----------------------|----------------------|----------------------|
| SKIPSEL | AUTOSKIP             | PWM                  | 00A AUTOSKIP         | 00A AUTOSKIP         |
| TONSEL  | 200k/CH1<br>250k/CH2 | 245k/CH1<br>305k/CH2 | 390k/CH1<br>375k/CH2 | 365k/CH1<br>460k/CH2 |

<Core Design>

緯創資通

Wistron Corporation

21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C

Title

40 TPS51123 5V/3D3V

Size

Document Number

Custom

LA46 MB DIS

Date

Wednesday, January 27, 2010


Sheet

40 of 58


Rev

-1






## RT8209E for 1D5V





## RT8209E for 1D05V



^



1




<Core Design>

緯創資通 Wistron Corporation  
21F.88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C

|        |                           |       |                             |
|--------|---------------------------|-------|-----------------------------|
| Title  |                           |       | 43 RT9025 1D8V/ RT9026 0D75 |
| Size   | Document Number           | Rev   | -1                          |
| Custom | LA46 MB DIS               |       |                             |
| Date:  | Tuesday, January 26, 2010 | Sheet | 43 of 58                    |




# ISL62872 FOR VGA\_CORE\_PWR



<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C

Title: 45 ISL62872 VGA CORE  
Size: Custom  
Date: Tuesday, January 26, 2010  
Sheet: 45 of 58  
Rev: -1




D

C


B

A



## BATTERY CONNECTOR

SA 0820 SB 1016 change to 20.81323.007



<Core Design>

緯創資通

**Wistron Corporation**  
21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C

Title

**47 AD / BATT CONN**

Size

Document Number

Custom

**LA46 MB DIS**

Date:

Tuesday, January 26, 2010


Sheet

47


of

58



Rev  
-1




-1 0116




SC 1130 Remove H2  
-1 0110




ZZ.00PAD.N11




ZZ.00PAD.581




SC 1130 CHECK, H6,H7 change to ZZ.00PAD.C91




SC 1209




SB 1016 change to  
ZZ.00PAD.951



ZZ.00PAD.951




SB 1016 change to  
34.4Y702.101




ZZ.00PAD.N11

ZZ.00PAD.N11


ZZ.00PAD.N11




SB 1016 change to  
34.4GV07.001




SB 1016 change to  
34.4GV09.001




ZZ.00PAD.581




ZZ.00PAD.921




ZZ.00PAD.921




ZZ.00PAD.921




SB 1016 change to  
34.4GV08.001




SB 1016 change  
to ZZ.00PAD.951




SB 1016 change to  
34.4Y702.101




SB 1016 Add 34.4GV07.001




SB 1019 Add GND PAD




ZZ.00PAD.ZZZ




ZZ.00PAD.ZZZ





ZZ.00PAD.ZZZ




SB 1021 Add ZZ.00PAD.911



SB 1021 Add GNDPADSR236



-1 0116



-1 0107 ASM for EMI


<Core Design>

緯創資通


Wistron Corporation  
21F.8B, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C




### Near KB1 Keyboard




### Near FAN1




### Near RTC1



### Near CRT\_CN1



### Near HDMI\_CN1



<Core Design>


緯創資通

**Wistron Corporation**  
21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C


|            |                           |                |
|------------|---------------------------|----------------|
| Title      |                           |                |
| 49 AFTE TP |                           |                |
| Size       | Document Number           | Rev            |
| A3         | LA46 MB DIS               | -1             |
| Date:      | Tuesday, January 26, 2010 | Sheet 49 of 58 |

+1.5V to FBVDD Transfer +1.05V to +1.05V\_NV Transfer

+3VS to 1.8V Transfer





SC 1208  
NV suggest to use 200K, need check




+3VS to 3.3V\_DELAY Transfer

3.3v (580mA)






system turn on 3D3V\_S0\_NV --> VGA\_CORE\_S0  
DGPU\_PWROK --> FBVDD, 1D05V\_S0\_NV, 1D8V\_S0\_NV

A3? 71.0N11M.C0U















<Core Design>


|                         |                           |                                                                          |          |
|-------------------------|---------------------------|--------------------------------------------------------------------------|----------|
| <b>緯創資通</b>             |                           | <b>Wistron Corporation</b>                                               |          |
|                         |                           | 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C |          |
| Title                   |                           |                                                                          |          |
| <b>56 N11M(6/6) GND</b> |                           |                                                                          |          |
| Size                    | Document Number           |                                                                          | Rev      |
| Custom                  | <b>LA46 MB DIS</b>        |                                                                          | -1       |
| Date:                   | Tuesday, January 26, 2010 | Sheet                                                                    | 56 of 58 |



## Mode C Command Mapping



2nd: 72.51G63.C0U (IC SDRAM H5TQ1G63BFR-12C FBGA)



**<Core Design>**

緯創資通

**Wistron Corporation**  
21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C

| No. | Title | Author | Date | Page |
|-----|-------|--------|------|------|
| 1   | ...   | ...    | ...  | ...  |
| 2   | ...   | ...    | ...  | ...  |
| 3   | ...   | ...    | ...  | ...  |
| 4   | ...   | ...    | ...  | ...  |
| 5   | ...   | ...    | ...  | ...  |
| 6   | ...   | ...    | ...  | ...  |
| 7   | ...   | ...    | ...  | ...  |
| 8   | ...   | ...    | ...  | ...  |
| 9   | ...   | ...    | ...  | ...  |
| 10  | ...   | ...    | ...  | ...  |
| 11  | ...   | ...    | ...  | ...  |
| 12  | ...   | ...    | ...  | ...  |
| 13  | ...   | ...    | ...  | ...  |
| 14  | ...   | ...    | ...  | ...  |
| 15  | ...   | ...    | ...  | ...  |
| 16  | ...   | ...    | ...  | ...  |
| 17  | ...   | ...    | ...  | ...  |
| 18  | ...   | ...    | ...  | ...  |
| 19  | ...   | ...    | ...  | ...  |
| 20  | ...   | ...    | ...  | ...  |
| 21  | ...   | ...    | ...  | ...  |
| 22  | ...   | ...    | ...  | ...  |
| 23  | ...   | ...    | ...  | ...  |
| 24  | ...   | ...    | ...  | ...  |
| 25  | ...   | ...    | ...  | ...  |
| 26  | ...   | ...    | ...  | ...  |
| 27  | ...   | ...    | ...  | ...  |
| 28  | ...   | ...    | ...  | ...  |
| 29  | ...   | ...    | ...  | ...  |
| 30  | ...   | ...    | ...  | ...  |
| 31  | ...   | ...    | ...  | ...  |
| 32  | ...   | ...    | ...  | ...  |
| 33  | ...   | ...    | ...  | ...  |
| 34  | ...   | ...    | ...  | ...  |
| 35  | ...   | ...    | ...  | ...  |
| 36  | ...   | ...    | ...  | ...  |
| 37  | ...   | ...    | ...  | ...  |
| 38  | ...   | ...    | ...  | ...  |
| 39  | ...   | ...    | ...  | ...  |
| 40  | ...   | ...    | ...  | ...  |
| 41  | ...   | ...    | ...  | ...  |
| 42  | ...   | ...    | ...  | ...  |
| 43  | ...   | ...    | ...  | ...  |
| 44  | ...   | ...    | ...  | ...  |
| 45  | ...   | ...    | ...  | ...  |
| 46  | ...   | ...    | ...  | ...  |
| 47  | ...   | ...    | ...  | ...  |
| 48  | ...   | ...    | ...  | ...  |
| 49  | ...   | ...    | ...  | ...  |
| 50  | ...   | ...    | ...  | ...  |
| 51  | ...   | ...    | ...  | ...  |
| 52  | ...   | ...    | ...  | ...  |
| 53  | ...   | ...    | ...  | ...  |
| 54  | ...   | ...    | ...  | ...  |
| 55  | ...   | ...    | ...  | ...  |
| 56  | ...   | ...    | ...  | ...  |
| 57  | ...   | ...    | ...  | ...  |
| 58  | ...   | ...    | ...  | ...  |
| 59  | ...   | ...    | ...  | ...  |
| 60  | ...   | ...    | ...  | ...  |
| 61  | ...   | ...    | ...  | ...  |
| 62  | ...   | ...    | ...  | ...  |
| 63  | ...   | ...    | ...  | ...  |
| 64  | ...   | ...    | ...  | ...  |
| 65  | ...   | ...    | ...  | ...  |
| 66  | ...   | ...    | ...  | ...  |
| 67  | ...   | ...    | ...  | ...  |
| 68  | ...   | ...    | ...  | ...  |
| 69  | ...   | ...    | ...  | ...  |
| 70  | ...   | ...    | ...  | ...  |
| 71  | ...   | ...    | ...  | ...  |
| 72  | ...   | ...    | ...  | ...  |
| 73  | ...   | ...    | ...  | ...  |
| 74  | ...   | ...    | ...  | ...  |
| 75  | ...   | ...    | ...  | ...  |
| 76  | ...   | ...    | ...  | ...  |
| 77  | ...   | ...    | ...  | ...  |
| 78  | ...   | ...    | ...  | ...  |
| 79  | ...   | ...    | ...  | ...  |
| 80  | ...   | ...    | ...  | ...  |
| 81  | ...   | ...    | ...  | ...  |
| 82  | ...   | ...    | ...  | ...  |
| 83  | ...   | ...    | ...  | ...  |
| 84  | ...   | ...    | ...  | ...  |
| 85  | ...   | ...    | ...  | ...  |
| 86  | ...   | ...    | ...  | ...  |
| 87  | ...   | ...    | ...  | ...  |
| 88  | ...   | ...    | ...  | ...  |
| 89  | ...   | ...    | ...  | ...  |
| 90  | ...   | ...    | ...  | ...  |
| 91  | ...   | ...    | ...  | ...  |
| 92  | ...   | ...    | ...  | ...  |
| 93  | ...   | ...    | ...  | ...  |
| 94  | ...   | ...    | ...  | ...  |
| 95  | ...   | ...    | ...  | ...  |
| 96  | ...   | ...    | ...  | ...  |
| 97  | ...   | ...    | ...  | ...  |
| 98  | ...   | ...    | ...  | ...  |
| 99  | ...   | ...    | ...  | ...  |
| 100 | ...   | ...    | ...  | ...  |

## 57 VRAM(1/2)

|      |                 |
|------|-----------------|
| Size | Document Number |
|------|-----------------|

Custom **LA46 MB DIS**

Date: Tuesday, January 26, 2010

Rev  
-1

