

UMA & Optimus Schematics Document

Sandy Bridge

Intel PCH

2010-08-16

REV : SB

DY :None Installed
UMA:UMA platform installed
OPS:Optimus

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

LA470

Rev

SB

Date: Tuesday, September 07, 2010

Sheet 1 of 103

Audio BD

POWER BD

Finger Printer BD

IO BD
(Cardreader+Audio+USB)

LED BD

USB

##OnMainBoard

VRAM
2GB/1GB/512MB
88,89,90,91

DDR3
800MHz

NVIDIA
N12P-GE/GV
N12M-GE
83,84,85,86,87

Block Diagram

(UMA/Optimus co-lay)

Intel CPU

Sandy Bridge

DDRIII: 1066/1333/1666 MHz
4, 5, 6, 7, 8, 9, 10

Project code : 91.4KZ01.001
PCB P/N : 48.4KZ01.0SB
Revision : 10250-SB

DDRIII 1066/1333/1666 Channel A

DDRIII Slot 0
1066/1333/1666¹⁴

DDRIII 1066/1333/1666 Channel B

DDRIII Slot 1
1066/1333/1666¹⁵

HDMI 51

LCD 49

CRT 50

Bluetooth 63

CAMERA 49

Finger Print 64

CardReader
Realtek
RTS5139

SD/MMC+/MS/
MS Pro/xD 74

Intel PCH
Cougar Point

14 USB 2.0/1.1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
SATA ports (6)
PCIE ports (8)
LPC I/F
ACPI 1.1
17, 18, 19, 20, 21, 22, 23, 24, 25

PCIE x 1

GLAN
RTL8111E 31

RJ45
CONN 55

PCIE x 1/USB2.0 x 1

Mini-Card
WLAN 65

SATA x 1/USB2.0 x 1

Mini-Card
WWAN 66

SIM 66

USB 2.0 x 3

MB
USB x 3

USB 2.0 x 1/SATA x 1

E-SATA/USB
comb 57

SATA x 2

HDD 56

ODD 56

Internal DMIC

Azalia CODEC
Codec_ALC272 29

HP1

MIC IN

2CH SPEAKER

Flash ROM
4MB 60

LPC Bus

LPC debug port 71

KBC
NUVOTON
NPCE795G 27

SMBus

G-Sensor 79

Touch PAD 69

Int. KB 69

Thermal
EMC2103-2-AP 28

Fan 28

SYSTEM DC/DC RT8208A 48		CPU DC/DC NCP6131 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	0D85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC TPS51218 45		INPUTS	OUTPUTS
		DCBATOUT	1D05V_VTT

SYSTEM DC/DC TPS51123 41		INPUTS	OUTPUTS
		DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC TPS51218 46		INPUTS	OUTPUTS
		DCBATOUT	1D5V_S3 DDR_VREF_S3

SYSTEM DC/DC NCP5911 44		INPUTS	OUTPUTS
		DCBATOUT	VCC GFXCORE

VGA RT8208A 92		INPUTS	OUTPUTS
		DCBATOUT	VGA_CORE

TI CHARGER BQ24745 40		INPUTS	OUTPUTS
		+DC_IN_S5 +PBATT	DCBATOUT

SYSTEM DC/DC RT8015B 47		INPUTS	OUTPUTS
		3D3V_S5	1D8V_S0

SYSTEM DC/DC G9091-180T11U 24,93		INPUTS	OUTPUTS
		3D3V_S5	1D5V_S5
		3D3V_S0	1D8V_VGA_S0

LDO RT9026 46		INPUTS	OUTPUTS
		5V_S5	0D75V_S0

PCB LAYER		L1:Top	L5:VCC
		L2:GND	L6:Signal
		L3:Signal	L7:GND
		L4:Signal	L8:Signal

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	Mini Card2 (WWAN)
LANE2	Onboard LAN
LANE3	Card Reader
LANE4	Mini Card1 (WLAN)
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
		ACTIVE IN	
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses	Ref Des	HURON RIVER ORB
Device	Address	Hex Bus
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP		SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SD-DIMM (SPD) SD-DIMMB (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Table of Content

LA470

SB

Date: tuesday, September 07, 2010

Sheet 3 of 103


SSID = CPU

Note:
EDP_ICOMPO and EDP_COMPIO should not be left floating.


Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

If HPD is disabled while eDP interface is still enabled, connect it to CPU VCCIO via a 10-k ohm pull-up resistor on the motherboard. This signal can be left as no connect if entire eDP interface is disabled.


NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.






SSID = CPU⁵




Disabling Guidelines: 1
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through
1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP
through 1K +/- 5% resistor power (~15 mW) may be
wasted.



Signal Routing Guideline:
SM_RCOMP keep routing length less than 500 mils.



SSID = CPU





<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (DDR)	
Size	Document Number		Rev	
A3	LA470		SB	
Date:	Tuesday, September 07, 2010		Sheet	6 of 103


SSID = CPU



FEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed



Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled, function 2 disabled 9: Reserved - Device 1 function 1 disabled, function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled

PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

SSID = CPU

PROCESSOR CORE POWER

53A



VCC_CORE

SANDY

AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AF27 VCC
AF26 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AD26 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
V35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
Y35 VCC
V34 VCC
V33 VCC
V32 VCC
V31 VCC
V30 VCC
V29 VCC
V28 VCC
V27 VCC
V26 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
R35 VCC
R34 VCC
R33 VCC
R32 VCC
R31 VCC
R30 VCC
R29 VCC
R28 VCC
R27 VCC
R26 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

CORE SUPPLY

PEG AND DDR

SVID

SENSE LINES


POWER

VCCIO AH13
VCCIO AH10
VCCIO AG10
VCCIO Y10
VCCIO U10
VCCIO P10
VCCIO L10
VCCIO J14
VCCIO J13
VCCIO J12
VCCIO J11
VCCIO H14
VCCIO H12
VCCIO H11
VCCIO G14
VCCIO G13
VCCIO G12
VCCIO F14
VCCIO F13
VCCIO F12
VCCIO F11
VCCIO E14
VCCIO E12
VCCIO D14
VCCIO D13
VCCIO D12
VCCIO D11
VCCIO C14
VCCIO C13
VCCIO C12
VCCIO C11
VCCIO B14
VCCIO B12
VCCIO A14
VCCIO A13
VCCIO A12
VCCIO A11
VCCIO J23




VIDALERT#
VIDSCLK
VIDSOUT

VCC_SENSE
VSS_SENSE

VCCIO_SENSE
VSSIO_SENSE



R804 need to close to CPU




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			CPU (VCC CORE)	
Size	Custom	Document Number	LA470	Rev
Date	Tuesday, September 07, 2010	Sheet	8	of 103


SANDY
62.10055.421
2ND = 62.10040.771

SSID = CPU



SSID = CPU





<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
XDP			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 11 of 103

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010		Sheet 12	of 103


5	4	3	2	1
D				D
C				C
B				B
A				A

(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet 13	of	103

SSID = MEMORY



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA



<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR3-SODIMM2			
Size Custom	Document Number		Rev
	LA470		S
Date:	Tuesday, September 07, 2010	Sheet 15 of	103


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR3-SODIMM2			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010		Sheet 16	of 103



R1701
2K37R2F-GP




Cougar
Point

Digital Display Interface

A CRT



COUGAR-GP-U2-NF




Impedance: 90 ohm

Impedance: 100 ohm























SSID = PCH



A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)



DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH

USB Table

Pair	Device
0	X
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGE
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	X


USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used









緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH (PCI/USB/NVRAM)	
Size	Document Number	Rev	SB
A3	LA470		
Date:	Tuesday, September 07, 2010	Sheet	18 of 103

SSID = PCH



SSID = PCH








SSID = PCH

Note:
For PCH debug with XDP, need to NO STUFF R2218


20100625 V1.2



GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.



20100705




Cougar Point

GPIO

CPU/MISC

NCTF



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They should
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLGT)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLGT)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT]
	LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (GPIO/CPU)**

Size A3 Document Number **LA470** Rev **SB**

Date: Tuesday, September 07, 2010 Sheet 22 of 103

PLL ON DIE VR ENABLE


NOTE: This signal has a weak internal
pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)




[VRAM_SIZE1:VRAM_SIZE2]
LL=512M / HL=1G / LH=2G

1G_512M 2G_512M



SSID = PCH 6A



SSID = PCH




SSID = PCH



(Blanking)

<Core Design>



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010		Sheet 26 of	103



SSID = Thermal


Thermal sensor

Close to PCH on top side.



between CPU, VGA and DIMM on bottom side



T8




CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width
and spacing. Locate Capacity near Thermal diode.

4 WIRE PWM Fan Control circuit


Close to connector



SB_0825



pin6, ALERT# OD
pin7, SYS_SHDN# OD



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
THERMAL SENSOR SMSC EMC2103		
Size	Document Number	Rev
A3	LA470	SB
Date:	Tuesday, September 07, 2010	Sheet 28 of 103

5	4	3	2	1
D				D
C				C
B				B
A				A

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Audio AMP		
Size A4	Document Number LA470	Rev SB
Date: Tuesday, September 07, 2010		Sheet 30 of 103



<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
RTS5159 (CARD READER)			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 32 of 103

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010		Sheet 33 of	103

(Blanking)

<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved	
Size A4	Document Number LA470
Date Tuesday, September 07, 2010	Rev SB
Sheet 34 of 103	



<Core Design>



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB 3.0 Controller			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010	Sheet 35 of	103

Power Sequence




SSID = Reset.Suspend

Run Power




Close to CPU


S3 Power Reduction Circuit Processor VREF_DQ Implementation




5 S3 Power Reduction X01 20091111




Close to CPU S3 Power Reduction Circuit SM_DRAMPWROK



Close to DIMM S3 Power Reduction Circuit SM_DRAMPWROK




Close to CPU S3 Power Reduction Circuit SM_DRAMPWROK



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ADAPTER
Size	Document Number	Rev	
A3	LA470	SB	
Date:	Tuesday, September 07, 2010	Sheet	37 of 103



<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsh Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		DCIN JACK	
Size	Document Number	LA470	Rev SB
Date: Tuesday, September 07, 2010		Sheet 38	of 103

5 4 3 2 1

D

C

B

A


D

C

B

A

BATTERY CONNECTOR



<Core Design>

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsh Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		BATT_CONN	
Size	Document Number	LA470	Rev
Date:	Tuesday, September 07, 2010	Sheet 39	of 103

AD+ total power	R1	R2	AD+ total power	R1	R2
65w	187k	49.9k	80w	137k	49.9k
90w	121k	49.9k			

NEAR

20100518 WAYNE

STOP_CHG# connects to KBC

20100518 WAYNE


AC_IN to KBC


<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	Charger BQ24745		
Size	Document Number	LA470	Rev
			SB
Date: Tuesday, September 07, 2010	Sheet	40	of 103


SSID = PWR.Plane.Regulator_5v3p3v













TPS51218 for 1D05V




$$V_{out} = 0.704V * (R1 + R2) / R2$$

<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title TPS51218_1D05V	
Size	Document Number
Date: Tuesday, September 07, 2010	Sheet 45 of 103
Rev SB	



RT9026 for 0D75V_S3




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
TPS51128 1D5V & RT9026PFP-GP_0D75V

Size Document Number Rev SB

Date: Tuesday, September 07, 2010 Sheet 46 of 103



<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		PWM_1D8V_RT8015B	
Size	Document Number	LA470	Rev
Date	Tuesday, September 07, 2010	Sheet 47 of 103	SB



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,



Title	RT8208B_VCCSA
-------	----------------------

Size	Document Number	Rev
	LA470	SP



Date: Tuesday, September 07, 2010 Sheet 48 of 103

SSID = VIDEO


LVDS CONNECTOR




For EMI request
Close to LVDS connector




Panel BL brightness/Power En/BL En



CAMERA POWER




SSID = VIDEO



<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LCD Connector			
Size A3	Document Number LA470		Rev SB
Date:	Tuesday, September 07, 2010	Sheet 49 of	103




CRT DDCDATA & DDCCLK level shift



Pull High 5V Design on CRT Board



CRT Hsync & Vsync level shift



CRT RGB



<Core Design>



緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CRT Connector		
Size A4	Document Number	Rev
	LA470	SB
Date: Tuesday, September 07, 2010	Sheet 50	of 103

SSID = VIDEO



HDMI CONNECTOR

HDMI Passive Level Shifter

HDMI CONN



HDMI DDC Passive Level Shifter



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

eDP

Size

Document Number

Rev

A3

LA470

SB

Date: Tuesday, September 07, 2010

Sheet 52 of 103

(Blanking)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title S-VIDEO		
Size A4	Document Number LA470	Rev SB
Date: Tuesday, September 07, 2010		Sheet 53 of 103

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010		Sheet 54 of	103

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ITP			
Size A4	Document Number LA470		Rev SB
Date:	Tuesday, September 07, 2010	Sheet 55 of	103

SSID = SATA

SATA HDD Connector




ODD Connector









SUPPORT ZERO SATA ODD

SATA Zero Power ODD




USB Power





INTERNAL STEREO SPEAKERS

Port G



<Core Design>



緯創資通

Wistron Corporation
23F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		MIC/SPEAKER/AUDIO JACK	
Size	Document Number	Rev	SB
A2	L4470		
Date	Tuesday, September 07, 2010	Sheet	SB of 100


LAN Connector

FOR CO-LAY GIGA Lan Transformer




```
SSID = Flash.ROM
```

SPI FLASH ROM (4M byte) for PCH



SSID = RBATT




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
Flash/RTC			
Size A3	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet 60	of 103	

SSID = USB

IO Board USB Power



Sub-USB Board Power



(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB 3.0 Port			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010	Sheet 62 of	103




2

Date _____

2

Finger Printer Connector




<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
RESERVED			
Size	Document Number		Rev
A4	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 64 of 103

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
MINICARD(WLAN)/ITP CONN		
Size	Document Number	Rev
A3	LA470	SB
Date:	Tuesday, September 07, 2010	Sheet 65 of 103

SSID = Wireless

Mini Card Connector(WWAN)



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title _____

WWAN Connector

Size A3	Document Number LA470	Rev SE
------------	---------------------------------	------------------


Date: Tuesday, September 07, 2010 Sheet 66 of 103

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010		Sheet 67 of	103



Power button LED




LED Bord CONN.



Power button LED(White)




POWER LED




CHARGER LED



WIRELESS_LED



TP_LED



VGA_LED



CHARGER LED ORG




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wn Rd., Hsinchu,
Taipai Hsien 221, Taiwan, R.O.C.

File
Size
A2
Document Number
LA470
Date
Tuesday, September 01, 2009
Sheet
66
of
103
Rev
SB

SSID = KBC

Internal KeyBoard Connector




20100705

* Membrane Pin Out Top View :

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8


SSID = Touch.Pad



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
Key Board/Touch Pad			SB
Size A3	Document Number	LA470	
Date: Tuesday, September 07, 2010	Sheet 69	of 103	



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4

Document Number


LA470

Rev

SB

Date: Tuesday, September 07, 2010

Sheet 70 of 103



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Dubug connector	
Size A4	Document Number LA470
Date Tuesday, September 07, 2010	Rev SB
Date: Tuesday, September 07, 2010 Sheet 71 of 103	

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
LA470

Rev
SB

Date: Tuesday, September 07, 2010

Sheet 72 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size
A3

Document Number
LA470

Rev
SB


Date: Tuesday, September 07, 2010

Sheet 73 of 103



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CARD Reader CONN			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		
		Sheet	
		74	of
		1	103



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
New Card			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 75 of 103

(Blanking)

<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number LA470	Rev SB
Date: Tuesday, September 07, 2010		Sheet 76 of 103

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet 78	of	103


G-Sensor



STMicro LIS34AL: 74.00034.0BZ
ADXL335 : 74.00335.0BZ

Layout Comment :

- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
- (2) Avoid routing under DCDC switching area.



	ADXL322 LIS244AL LIS34AL	No Accel
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

(Blanking)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved	
Size A4	Document Number LA470
Date Tuesday, September 07, 2010	Rev SB
Sheet 80 of 103	




(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010		Sheet 81 of	103


IO Board CONN 80 pin

USB1







Mars:
Exchange ODD and ESATA differential pair each other.

USB Board CONN.







I/O Board CONN.



<Core Design>



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Size A3		
Date: Tuesday, September 07, 2010		
Sheet 82 of 103		
Document Number LA470 Rev SB		

VGA1G		IFPB		7 OF 16	
				IFPA_TXD0#	
				IFPA_TXD0	
				IFPA_TXD1#	
				IFPA_TXD1	
09	IFPB_PLLVDD			IFPA_TXD2#	
11	IFPB_RSET			IFPA_TXD2	
				IFPA_TXD3#	
				IFPA_TXD3	
				IFPA_TXC#	
				IFPA_TXC	
				IFPB_TXD4#	
				IFPB_TXD4	
09	IFPA_OVDD			IFPB_TXD5#	
10	IFPB_OVDD			IFPB_TXD5	
				IFPB_TXD6#	
				IFPB_TXD6	
				IFPB_TXD7#	
				IFPB_TXD7	
				IFPB_TXC#	
				IFPB_TXC	
GP					
					GPIO0
N12P-GE-A1-GP					
Z1-0N12P-B0U					
OPS					

[illegible]

DC tolerance $\pm 75\text{mV}$
AC tolerance $\pm 50\text{mV} < 100\text{MHz}$

<Core Design>					
緯創資通		Wistron Corporation 23F, 8C, Sec.1, Hsin Tai Wu Rd., Hsiehli, Taipei Hsien 222, Taiwan, R.O.C.			
Title					
N12P-Q1/Q3 (3/6): VRAM I/F					
Size	Document Number				Rev
A2	LA470				S8
Date		Tuesday	September 07, 2005	Sheet	85 of 103



	HYNIX 128Mx16 0110	SAMSUNG 128Mx16 0111	HYNIX 64Mx16 0011	Samsung 64Mx16 0011
	72.52G63.00U 72.52G63.A0U	72.42164.C0U 72.42164.D0U	72.51G63.C0U	72.41164.H0U
ROM_SI PD R8627	34.8Kohm 64.34825.6DL	45.3Kohm 64.45325.6DL	15Kohm 64.15025.6DL	20Kohm 64.20025.6DL






TABLE
NVIDIA





	N12P-GE DEV ID: 0xDF5 0101	N12P-GV1 DEV ID: 0x0DF7	N12M-GE DEV ID: 0xA7A 1010
STRAP2	PD R8635 30Kohm 64.30025.6DL	PD R8635 45Kohm 64.45325.6DL	PU R8634 15Kohm 64.15025.6DL





<Core Design>









VIDEO FRAME BUFFER PORT A

<Core Design>

緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
Title VRAM CHANNEL-A	
Size A2	Document Number LA470
Date: Tuesday, September 07, 2010	Sheet 09 of 103




VIDEO FRAME BUFFER PORT C


<Core Design>

緯創資通		Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title		VRAM CHANNEL-C	
Size A2	Document Number	LA470	Rev SB
Date:	Tuesday, September 07, 2010	Sheet 91 of	103


SSID = PWR.Plane.Regulator_GFX




+3VS to 3.3V_DELAY Transfer




1D5V_VGA_S0



1.05V to 1.05V_VGA_S0 Transfer



+3VS to 1.8V Transfer



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
DISCRETE VGA POWER			SB
Size	Document Number	Rev	
	LA470		
Date:	Tuesday, September 07, 2010	Sheet	93 of 103

(Blanking)

(Blanking)







<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CRT Switch			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 95 of 103

5	4	3	2	1
D				D
C				C
B				B
A				A

<Core Design>

緯創資通		Wistron Corporation			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
TOUCH PANEL					
Size A4	Document Number LA470		Rev SB		
Date:	Tuesday, September 07, 2010	Sheet 96 of	103		



(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change History			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	98	of 103

Intel-Power Up Sequence


(AC mode)



red word: KBC GPIO




(DC mode)

red word: KBC GPIO







PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

