


Anote2.0 Block Diagram



A-NOTE2

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Block Diagram		
Size	Document Number	Rev
A3	Anote2.0 INTEL	-1
Date: Thursday, March 22, 2007	Sheet 1 of 56	

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIe Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIe Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPI020	Reserved	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCL1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCL1_05 VRM when sampled high
SATALED#	PCIe LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPI033/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.if high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

XOR Chain Entrance Strap		
ICH_RSVD0p3	AZ_DOUT_ICH	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation(default)
1	1	Set PCIe port config bit1

A16 swap override strap		
PCT_GNT#3	low = A16 swap override enable high = default	

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	PCT
1	1	LPC(default)

Integrated VccSus1_05,VccSus1_5,VccCL1_5		
SM_INTVRMEN	High=Enable Low=Disable	

Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable Low=Disable	


DEFAULE HIGH

No Reboot Strap	
SPKR	LOW = Defaule High=No Reboot

8.2K PULL HIGH

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPI0[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPI023	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD




INTEL CRESTLINE STRAP PIN

CFG Strap	LOW 0	HIGH 1
CFG 5	DMI X 2	DMI X 4 ★
CFG 8	Low Power PCI Express Normal★	Low Power mode
CFG 9	PCI Express Graphics Lane Reversal	Normal Mode(Lanes number in order)★
CFG 16	FSB dynamic ODT Disabled	Enabled ★
CFG 19	DMI Lane Reserved	Reserved Lane ★
CFG 20	Only PCIe or SDVO is operation★	PCIe and SDVO are operation simultaneous
SDVO_CTRL_DATA	NO SDVO Card Present ★	SDVO Card Present
CFG 12	XOR/ALL-Z	
CFG 13	Reserved	
LH(0)	XOR Mode Enabled	
HL(10)	All Z Mode Enabled	
HH(11)	Normal operation	

A-NOTE2


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number	Anote2.0 INTEL	Rev -1
Date:	Thursday, March 22, 2007	Sheet 2 of	56



PLACE C173 close to the TEST4 PIN,
make sure TEST3,TEST4,TEST5 trace
routing is reference to GND and
away other noisy signals




CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0

Resistor Placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal .
COMP[0,2] trace width is 18 mils.
COMP[1,3] trace width is 4 mils .





A-NOTE2

緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Merom(2/3)-AGTL+/PWR			
Size	Document Number	Rev	
A3		Anote2.0 INTEL	
Date:	Thursday, March 22, 2007	Sheet	5 of 56
		-1	




Mid Freqeuncd Decoupling



A-NOTE2			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Meron(3/3)-GND&Bypass			
Size	Document Number	Rev	
A3		-1	
Anote2.0 INTEL			
Date:	Thursday, March 22, 2007	Sheet	6 of 56



ITP Connector



A-NOTE2


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Meron(3/3)-GND&Bypass			
Size A3	Document Number	Rev -1	
Anote2.0 INTEL			
Date:	Thursday, March 22, 2007	Sheet 7	of 56

Layout Note :
H_RCOMP / H_VREF / H_SWNG
trace width and spacing is 10/20



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
CRESTLINE(1/7)-AGTL+/DMI/DDR2		
Size	Document Number	Rev
Custom	Anote2.0 INTEL	-1
Date	Thursday, March 22, 2007	Sheet 0 of 56



U58D 4 OF 10

DDR SYSTEM MEMORY A

CRESTLINE-GP-U



U58E 5 OF 10

DDR SYSTEM MEMORY B


CRESTLINE-GP-U




A-NOTE2

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CRESTLINE(2/7)-DDR2 A/B CH	
Size	Document Number
A3	Anote2.0 INTEL
Date:	Thursday, March 22, 2007
Sheet	9 of 56
Rev	-1

1





A-NOTE2

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CRESTLINE(6/7)-PWR/GND		Rev
Size	Document Number	Anot2.0 INTEL		
Custom				-1
Date:	Thursday, March 22, 2007	Sheet	13 of 56	

5


4

3


2

1

U58I 9 OF 10



U58J10 OF 10



A-NOTE2

Title		
CRESTLINE(77)-PWR/GND		
Size	Document Number	Rev
A3		-1
Date: Thursday, March 22, 2007		
Sheet 14 of 56		

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

5

4


3

2


1

<9> DDR_A_DQS[0..7] <<>>
 <9> DDR_A_DQ[0..63] <<>>
 <9> DDR_A_DM[0..7] <<>>
 <9> DDR_A_DQS[0..7] <<>>
 <9> DDR_A_MA[0..14] <<>>
 <9> DDR_A_BS[0..2] <<>>


Layout Note:
Place near DM1



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V5



Layout Note:
Place these resistors closely DM1, all trace length Max=1.5"



<9> DDR_A_MA14 <<>>

DDR A MA0	102	A0	DDR A DQ0	13	DDR A DQ0
DDR A MA1	101	A1	DDR A DQ1	31	DDR A DQ1
DDR A MA2	100	A2	DDR A DQ2	51	DDR A DQ2
DDR A MA3	99	A3	DDR A DQ3	70	DDR A DQ3
DDR A MA4	98	A4	DDR A DQ4	131	DDR A DQ4
DDR A MA5	97	A5	DDR A DQ5	148	DDR A DQ5
DDR A MA6	94	A6	DDR A DQ6	169	DDR A DQ6
DDR A MA7	92	A7	DDR A DQ7	188	DDR A DQ7
DDR A MA8	89	A8	DDR A DQ8	211	DDR A DQ8
DDR A MA9	91	A9	DDR A DQ9	229	DDR A DQ9
DDR A MA10	105	A10/AP	DDR A DQ10	249	DDR A DQ10
DDR A MA11	90	A11	DDR A DQ11	268	DDR A DQ11
DDR A MA12	89	A12	DDR A DQ12	279	DDR A DQ12
DDR A MA13	116	A13	DDR A DQ13	299	DDR A DQ13
DDR A MA14	86	A14	DDR A DQ14	319	DDR A DQ14
DDR A BS2	84	A15	DDR A DQ15	339	DDR A DQ15
	85	A16, BA2	DDR A DQ16	359	DDR A DQ16


DDR A BS0	107	BA0	DDR A DM0	10	DDR A DM0
DDR A BS1	106	BA1	DDR A DM1	26	DDR A DM1
DDR A D0	7	DQ0	DDR A DM2	52	DDR A DM2
DDR A D1	5	DQ1	DDR A DM3	67	DDR A DM3
DDR A D2	17	DQ2	DDR A DM4	130	DDR A DM4
DDR A D3	19	DQ3	DDR A DM5	147	DDR A DM5
DDR A D4	19	DQ4	DDR A DM6	170	DDR A DM6
DDR A D5	6	DQ5	DDR A DM7	185	DDR A DM7
DDR A D6	14	DQ6			
DDR A D7	16	DQ7			
DDR A D8	23	DQ8			
DDR A D9	25	DQ9			
DDR A D10	35	DQ10			
DDR A D11	37	DQ11			
DDR A D12	20	DQ12			
DDR A D13	22	DQ13			
DDR A D14	36	DQ14			
DDR A D15	38	DQ15			
DDR A D16	45	DQ16			
DDR A D17	55	DQ17			
DDR A D18	57	DQ18			
DDR A D19	57	DQ19			
DDR A D20	44	DQ20			
DDR A D21	46	DQ21			
DDR A D22	56	DQ22			
DDR A D23	58	DQ23			
DDR A D24	61	DQ24			
DDR A D25	63	DQ25			
DDR A D26	73	DQ26			
DDR A D27	75	DQ27			
DDR A D28	62	DQ28			
DDR A D29	64	DQ29			
DDR A D30	74	DQ30			
DDR A D31	76	DQ31			
DDR A D32	123	DQ32			
DDR A D33	125	DQ33			
DDR A D34	135	DQ34			
DDR A D35	137	DQ35			
DDR A D36	124	DQ36			
DDR A D37	126	DQ37			
DDR A D38	134	DQ38			
DDR A D39	136	DQ39			
DDR A D40	141	DQ40			
DDR A D41	143	DQ41			
DDR A D42	151	DQ42			
DDR A D43	153	DQ43			
DDR A D44	140	DQ44			
DDR A D45	142	DQ45			
DDR A D46	152	DQ46			
DDR A D47	154	DQ47			
DDR A D48	157	DQ48			
DDR A D49	159	DQ49			
DDR A D50	173	DQ50			
DDR A D51	175	DQ51			
DDR A D52	158	DQ52			
DDR A D53	160	DQ53			
DDR A D54	174	DQ54			
DDR A D55	176	DQ55			
DDR A D56	179	DQ56			
DDR A D57	181	DQ57			
DDR A D58	189	DQ58			
DDR A D59	191	DQ59			
DDR A D60	190	DQ60			
DDR A D61	182	DQ61			
DDR A D62	192	DQ62			
DDR A D63	194	DQ63			

<10> PM_EXTTS#1 <<>>


<10> DDR_CS0_DIMMA# <<>> DDR_CS0_DIMMA# 110
 <10> DDR_CS1_DIMMA# <<>> DDR_CS1_DIMMA# 115
 <10> DDR_CKE0_DIMMA# <<>> DDR_CKE0_DIMMA# 79
 <10> DDR_CKE1_DIMMA# <<>> DDR_CKE1_DIMMA# 80
 <9> DDR_A_RAS# <<>> DDR_A_RAS# 108
 <9> DDR_A_CAS# <<>> DDR_A_CAS# 113
 <9> DDR_A_WE# <<>> DDR_A_WE# 109

<3.16,22> ICH_SMBCLK <<>> ICH_SMBCLK 197
 <3.16,22> ICH_SMBDATA <<>> ICH_SMBDATA 195

<10> M_ODT0 <<>> M_ODT0 114
 <10> M_ODT1 <<>> M_ODT1 119



High 5.2mm




A-NOTE2



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsin 221, Taiwan, R.O.C.

File	DDR11-SODIMM SLOT1	Rev	-1
Size	Document Number		
Customer	Anote2.0 INTEL		
Date	Thursday, March 22, 2007	Sheet	15 of 56

CRT I/F & CONNECTOR



TV OUT PORT




A-NOTE2

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TV Connector			
Size A4	Document Number Anote2.0 INTEL		Rev -1
Date:	Thursday, March 22, 2007	Sheet 18	of 56


LED / INVERTER INTERFACE

LCD/INV CONN

ATI LVDS INTERFACE




UMA LVDS INTERFACE





A-NOTE2

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

LCD/Inverter Connector			
Size A3	Document Number	Anote2.0 INTEL	Rev -1
Date: Thursday, March 22, 2007	Sheet	19	of 56








A-NOTE2

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih,
Taipei Hsien 221, Taiwan, R.O.C.

File	ICH8(4) POWER&GND		
Size	Document Number		Rev
Custom	Anote2.0 INTEL		-1
Date:	Thursday, March 22, 2007	Sheet	23 of 56




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Thermal/Fan Controller G792			
Size	Document Number	Rev	
Custom		Anote2.0 INTEL	
Date:	Thursday, March 22, 2007	Sheet	24 of 56


CD-ROM CONNECTOR

Lab1 20.80346.050
Lab2 20.80863.050

IDE_PDD[0..15] <21>




SATA HD Connector



A-NOTE2			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HD/CDROM/USB			
Size A3	Document Number		Rev
Anote2.0 INTEL			-1
Date:	Thursday, March 22, 2007	Sheet 25 of	56

USB PORT




A-NOTE2

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
USB I/O	
Title Document Number	Rev -1
Date: Thursday, March 22, 2007	Sheet 26 of 56

Mini PCI-E Connector


Port-1

Only port-1 support USB



62.10043.261

Note: 9/5 ME update





A-NOTE2

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
MINI CARD CONN .	
Title Document Number Date: Thursday, March 22, 2007	Rev -1 Sheet 29 of 56

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

10/100M Lan Transformer




PIN09 : GREEN
PIN11 : ORANGE


NEWCARD Connector

Place them Near to Chip

Place them Near to Connector





21.H0119.001
For Newcard socket




62.10081.031

A-NOTE2

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File	LAN connector/NEW CARD/SIM
Size	Document Number
A3	Anote2.0 INTEL
Date: Thursday, March 22, 2007	Sheet 31 of 56
	Rev -1






Speaker




A-NOTE2

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
AUDIO AMP/SPEAKER		
Size B	Document Number	Rev
	Anote2.0 INTEL	-1
Date: Thursday, March 22, 2007	Sheet 33 of 56	



HP_OUT/ LINE_OUT



A-NOTE2


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
AUDIO HP_JK/ MIC_JK	
Size B	Document Number
Anote2.0 INTEL	
Date: Thursday, March 22, 2007	Sheet 34 of 56
Rev -1	

TOP VIEW


A15 (B1)
A14 (B2)
⋮
A2 (B14)
A1 (B15)

(BOTTOM VIEW)

GOLDEN FINGER FOR DEBUG BOARD





WIRELESS SWITCH




A-NOTE2

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>FWH and Debug</i>			
Size	Document Number	Anote2.0 INTEL	
B		Rev -1	
Date:	Thursday, March 22, 2007	Sheet 35 of 56	





A-NOTE2			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VCC CORE 2			
Size A3	Document Number		Rev -1
Anote2.0 INTEL			
Date: Thursday, March 22, 2007	Sheet 37	of	56



Pin	GND	VREF2	FLOAT	V5FILT
COMP	N/A	N/A	Current Mode (apply R-C network)	D-CAP. Mode
TONSEL (CH1/CH2) [kHz]	380 / 580	280 / 430	220 / 330	180 / 270
VFB1	Adjustable output (connect to the resistor divider)			
VFB2	Adjustable output (connect to the resistor divider) 3.3 V fixed output			
SKIPSEL	AUTO-SKIP	AUTO-SKIP (FAULTS OFF)	PWM	PWM
EN1, EN2	Switcher Off	Not used	Switcher on	Switcher on
EN3, EN5	LDO Off	Not used	LDO on	LDO on (EN3 only)

$$V_{out} = 1V * (R1 + R2) / R2$$

For TPS51120,
Vout=5V

1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V

1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.

A-NOTE2

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPS51120 5V / 3D3V

Size

Document Number

Rev

A3


Anote2.0 INTEL

-1

Date: Thursday, March 22, 2007


Sheet 38 of 56

WWW.AliSaler.Com




Id=9.2A
Qg=9~12nC,
Rdson=17.4~22mohm

Panasonic 220uF ESR=25mohm
Iripple=1.8A



Title			
TPS51116 1D8V/0D9V			
Size A3	Document Number		Rev
	Anote2.0 INTEL		-1
Date:	Thursday, March 22, 2007	Sheet 40 of	56

reserve for cost down



Vo_Select	Hi	Lo
Vout	1.2V	1.01V

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

[illegible]

DC/DC VCCGFXCORE(ISL6268)

Size


Document Number

Anote2.0 INTEL

-1

Date: Thursday, March 22, 2007

Sheet 41 of 56



CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S

VADJ	Cell voltage
VREF	4.41V/cell
Float	4.20V/cell
GND	3.99V/cell

ISOURCE_MAX = (((ACLIM/VREF)*0.05+0.05)/Rsense)
Adaptor is 65W/19V : I_LIMIT = 2.9A (85%)

65W Adaptor : ACLIM_90W = LOW
90W Adaptor : ACLIM_90W = HIGH

ICHG:3S3P = 5A (CHG_3S2P= Low)
ICHG:3S2P = 3.36A(CHG_3S2P= High)
IPRE_CHG = 280mA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title

CHARGER ISL6225

Size

Document Number

Rev

Date

Thursday, March 22, 2007

Sheet

43


of



56

A-NOTE2

Anote2.0 INTEL

-1





Title			
PWRPLANE&RESET LOGIC			
Size	Document Number	Rev	
C	Anote2.0 INTEL	-1	
Date:	Thursday, March 22, 2007	Sheet 45 of	56

<10,20,29,31,35,58> PLT_RST1#>>>



<3> CLK_PCIE_GFX
<3> CLK_PCIE_GFX#>>>

<11> PEG_TXN[15..0]>>> PEG_TXN[15..0]


<11> PEG_TXP[15..0]>>> PEG_TXP[15..0]

<11> PEG_RXN[15..0]<<< PEG_RXN[15..0]

<11> PEG_RXP[15..0]<<< PEG_RXP[15..0]



G72M-V-GP
DIS 71.0G72M.B0U



A-NOTE2

Title		G72M PCIE	
Size		Document Number	
Date		Thursday, March 22, 2007	
Sheet		46 of 56	
Rev		-1	

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Anote2.0 INTEL

Rev



-1

Sheet



46 of 56




A-NOTE2		緯創資通 Wistron Corporation ZIF, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
File		G72M CRT & TV OUT	
Size	Document Number	Anote2.0 INTEL	
Date	Thursday, March 22, 2007	Sheet	47 of 56
		Rev	-1



72.51216.D0U IC VRAM HY5PS121621BFP-25 FBGA(32M*16, 400Mhz)
72.55616.C0U IC VRAM HY5PS561621AFP-25 FBGAby Hynix (16M*16, 400Mhz)
72.18512.A0U IC VRAM HY5PS121621BFP-25 FBGA by Infineon (32M*16, 400Mhz)
72.18256.B0U IC VRAM HYB18T256161AFL25 FBGA, by Infineon(16M*16, 400Mhz)



Title				G72M VRAM (1ST 1/2)			
Size	Document Number						Rev
Anote2.0 INTEL						-1	
Date:	Thursday, March 22, 2007			Sheet	48	of	56







STRAPS, Mechanical Parts

Check

Hynix256MB :	R825_0	R824_1	R822_1	R820_1
Hynix128MB :	R825_0	R823_0	R822_1	R820_1
Hynix64MB :	R826_1	R823_0	R822_1	R820_1
Infineon256MB :	R825_0	R824_1	R822_1	R819_0
Infineon128MB :	R825_0	R823_0	R822_1	R819_0
Infineon64MB :	R826_1	R823_0	R822_1	R819_0



<S0> MIOA_D0 << MIOA_D0
<S0> MIOA_D1 << MIOA_D1
<S0> MIOA_D2 << MIOA_D2
<S0> MIOA_D3 << MIOA_D3
<S0> MIOA_D4 << MIOA_D4
<S0> MIOA_D5 << MIOA_D5
<S0> MIOA_D6 << MIOA_D6
<S0> MIOA_D7 << MIOA_D7
<S0> MIOA_D8 << MIOA_D8
<S0> MIOA_D9 << MIOA_D9
<S0> MIOA_D10 << MIOA_D10
<S0> MIOA_D11 << MIOA_D11





Bit Signal	Values		
MIOA_D1: SUB_VENDOR	0 NO BIOS 1 READ FROM BIOS		
For MEM strapping, Please use below table:			
RAM_CFG[9.8.1.0]	Config	FB Bus Width	Definitions
RAM_CFG[3..0]			
0000			
0001	16Mx16 DDR2	64-bit	Samsung
0010	16Mx16 DDR2	64-bit	Infineon
0011	16Mx16 DDR2	64-bit	Hynix
0100			
0101	32Mx16 DDR2	64-bit	Samsung
0110	32Mx16 DDR2	64-bit	Infineon
0111	32Mx16 DDR2	64-bit	Hynix

MIOB_D4: PCI_DEVID_0	
MIOB_D5: PCI_DEVID_1	1000 (default 0x00FC)
MIOB_D3: PCI_DEVID_2	
MIOB_D11: PCI_DEVID_3	0111 G72MV G72MZ=6, G73=8

MIOA_D0: PEX_PLL_EN_TERM100	0 ENABLED 1 DISABLED
MIOA_D6: 3GIO_PADCFG_LUT_ADDR[0]	
MIOA_D8: 3GIO_PADCFG_LUT_ADDR[1]	
MIOA_D9: 3GIO_PADCFG_LUT_ADDR[2]	001 DEFAULT

A-NOTE2


緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File G72M STRAPPING	
Size	Document Number
Anot2.0 INTEL	
Date: Thursday, March 22, 2007	Sheet 52 of 56
Rev -1	




Stuff Option

RP-1	ADXL322	STMicro	No Accel.
R172	ASM	ASM	NO_ASM
R173	ASM	ASM	NO_ASM
U9	NO_ASM	LIS2L02AL	NO_ASM
Q105	ASM	ASM	NO_ASM
D97	ASM	ASM	NO_ASM
R956	NO_ASM	ASM	NO_ASM
R62	ASM	ASM	NO_ASM
R885	10 Ohm	10 Ohm	NO_ASM
C829	ASM	ASM	NO_ASM
C969	ASM	ASM	NO_ASM
R959	ASM	ASM	NO_ASM
C170	ASM	NO_ASM	NO_ASM
C198	ASM	NO_ASM	NO_ASM
C830	NO_ASM	0.033UF	NO_ASM
C847	NO_ASM	0.033UF	NO_ASM

RP-1	ADXL322	STMicro	No Accel.
R172	ASM	ASM	NO_ASM
R173	ASM	ASM	NO_ASM
U9	NO_ASM	LIS2L02AL	NO_ASM
Q105	ASM	ASM	NO_ASM
D97	ASM	ASM	NO_ASM
R956	NO_ASM	ASM	NO_ASM
R62	ASM	ASM	NO_ASM
R885	10 Ohm	10 Ohm	NO_ASM
C829	ASM	ASM	NO_ASM
C969	ASM	ASM	NO_ASM
R959	ASM	ASM	NO_ASM
C170	ASM	NO_ASM	NO_ASM
C198	ASM	NO_ASM	NO_ASM
C830	NO_ASM	0.033UF	NO_ASM
C847	NO_ASM	0.033UF	NO_ASM








SPI ROM for System & KBC








1. MXIC MX25L8005M2C
2. WINBOND W25X80
3. SST 8Mbit72.25080.G01

A-NOTE2

緯創資通 Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
G-sensor / SPI / LEDs		
File	Document Number	Rev
	Anote2.0 INTEL	-1
Date: Thursday, March 22, 2007	Sheet 53 of 56	





















		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Keyboard / Touch Pad			
Size A3	Document Number	Anote2.0 INTEL	
			Rev -1
Date: Thursday, March 22, 2007		Sheet 54	of 56



A-NOTE2


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title HOLE/ SPRING		
Size B	Document Number Anote2.0 INTEL	Rev -1
Date: Thursday, March 22, 2007	Sheet 56 of 56	1




A-NOTE2

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.			
TEST_PAD			
File	Document Number		
Size	Anote2.0 INTEL		
C	Rev -1		
Date	Thursday, March 22, 2007	Sheet	57 of 57


Near LCD CNN--CAM



Near SW1




Near CN25--Mini -PCIE




Modem



Launch-BD



Daughter-BD



A-NOTE2

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
TEST_PAD		
Size	Document Number	Rev
B	Anote2.0 INTEL	-1
Date: Thursday, March 22, 2007		
Sheet 58 of 58		