

A-NOTE 2.0 Block Diagram

PCB Layer Stackup

L1: Signal 1
L2: VCC
L3: Inner Signal 2
L4: Inner Signal 3
L5: GND
L6: Signal 4

Battery Charger

ISL6255 44

INPUTS	OUTPUTS
AD+ BAT+	DCBATOUT

SYSTEM DC/DC

TPS 51120 41

INPUT	OUTPUT
DCBATOUT	5V_S5 3D3V_S5

SYSTEM DC/DC

APL5332KAC 18

INPUT	OUTPUT
3D3V_S5	1D2V_S5

SYSTEM POWER

TPS51116 42

INPUT	OUTPUT
DCBATOUT	1D8V_S3 0D9V_S3

1D2V_S0

ISL6268 43

INPUT	OUTPUT
DCBATOUT	1D2V_S0

CPU V_CORE

ISL6264 38,39

INPUT	OUTPUT
DCBATOUT	VCC_CORE_S0

SYSTEM POWER

TPS 51120 41

INPUT	OUTPUT
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5

<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

BLOCK DIAGRAM		
Title	BLOCK DIAGRAM	
Size A3	Document Number	Rev SA
	A-NOTE2.0-AMD	
Date: Tuesday, September 26, 2006	Sheet 1 of 55	

Project Code:91.4T001.001

Layers:6

PCB P/N: 06235-SA



SA: 07/31/06 Start

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CHANGE HISTORY

Size

A3

Document Number






A-NOTE2.0-AMD

Date: Tuesday, September 26, 2006

Sheet 2 of 55

Rev

SA



for ICS951412

FS2	FS1	FS0	CPU MHz	HTT MHz	PCI MHz
0	0	0	H1-Z	H1-Z	H1-Z
0	0	1	X	X/3	X/6
0	1	0	180.00	60.00	30.00
0	1	1	220.00	73.12	36.56
1	0	0	100.00	66.66	33.33
1	0	1	133.33	66.66	33.33
1	1	1	200.00	66.66	33.33

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CLKGEN_ICS951412

Size

A3

Document Number

A-NOTE2.0-AMD

Rev

SA

Date

Tuesday, September 26, 2006

Sheet


3





of


55



Title			
CPU(1/4)_HyperTransport I/F			
Size	Document Number	Rev	
A3	A-NOTE2.0-AMD	SA	
Date:	Tuesday, September 26, 2006	Sheet 4 of	55




[illegible]




PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor



Decoupling Capacitor

**Put decap near power(0.9V)
and pull-up resistor**



SCD <Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR DAMPING & TERMINATION

Size
A

	Document Number
--	-----------------

A-NOTE2.0-AMD

Date: Tuesday, September 26, 2006

Sheet	9	of	55
-------	---	----	----

CLAW HAMMER TO NB

NB TO CLAW HAMMER

4 CPUCADOUT[15..0] >>>>
4 CPUCADOUTJ[15..0] >>>>

U65A 1 of 5

>>>> NB0CADOUT[15..0] 4
>>>> NB0CADOUTJ[15..0] 4

CPUCADOUT15	R19	HT_RXCAD15P
CPUCADOUT15	R18	HT_RXCAD15N
CPUCADOUT14	R21	HT_RXCAD14P
CPUCADOUT14	R22	HT_RXCAD14N
CPUCADOUT13	U22	HT_RXCAD13P
CPUCADOUT13	U21	HT_RXCAD13N
CPUCADOUT12	U18	HT_RXCAD12P
CPUCADOUT12	U19	HT_RXCAD12N
CPUCADOUT11	W19	HT_RXCAD11P
CPUCADOUT11	W20	HT_RXCAD11N
CPUCADOUT10	AC21	HT_RXCAD10P
CPUCADOUT10	AB22	HT_RXCAD10N
CPUCADOUT9	AB20	HT_RXCAD9P
CPUCADOUT9	AA20	HT_RXCAD9N
CPUCADOUT8	AA19	HT_RXCAD8P
CPUCADOUT8	Y19	HT_RXCAD8N
CPUCADOUT7	T24	HT_RXCAD7P
CPUCADOUT7	R25	HT_RXCAD7N
CPUCADOUT6	U25	HT_RXCAD6P
CPUCADOUT6	U24	HT_RXCAD6N
CPUCADOUT5	V23	HT_RXCAD5P
CPUCADOUT5	U23	HT_RXCAD5N
CPUCADOUT4	V24	HT_RXCAD4P
CPUCADOUT4	V25	HT_RXCAD4N
CPUCADOUT3	AA25	HT_RXCAD3P
CPUCADOUT3	AA24	HT_RXCAD3N
CPUCADOUT2	AB23	HT_RXCAD2P
CPUCADOUT2	AA23	HT_RXCAD2N
CPUCADOUT1	AB24	HT_RXCAD1P
CPUCADOUT1	AB25	HT_RXCAD1N
CPUCADOUT0	AC24	HT_RXCAD0P
CPUCADOUT0	AC25	HT_RXCAD0N

HYPER TRANSPORT CPU
I/F

HT_TXCAD15P	P21	NB0CADOUT15
HT_TXCAD15N	P22	NB0CADOUT15
HT_TXCAD14P	P18	NB0CADOUT14
HT_TXCAD14N	P19	NB0CADOUT14
HT_TXCAD13P	M22	NB0CADOUT13
HT_TXCAD13N	M21	NB0CADOUT13
HT_TXCAD12P	M18	NB0CADOUT12
HT_TXCAD12N	M19	NB0CADOUT12
HT_TXCAD11P	L18	NB0CADOUT11
HT_TXCAD11N	L19	NB0CADOUT11
HT_TXCAD10P	G22	NB0CADOUT10
HT_TXCAD10N	G21	NB0CADOUT10
HT_TXCAD9P	J20	NB0CADOUT9
HT_TXCAD9N	J21	NB0CADOUT9
HT_TXCAD8P	F21	NB0CADOUT8
HT_TXCAD8N	F22	NB0CADOUT8
HT_TXCAD7P	N24	NB0CADOUT7
HT_TXCAD7N	N25	NB0CADOUT7
HT_TXCAD6P	L25	NB0CADOUT6
HT_TXCAD6N	M24	NB0CADOUT6
HT_TXCAD5P	K25	NB0CADOUT5
HT_TXCAD5N	K24	NB0CADOUT5
HT_TXCAD4P	J23	NB0CADOUT4
HT_TXCAD4N	K23	NB0CADOUT4
HT_TXCAD3P	G25	NB0CADOUT3
HT_TXCAD3N	H24	NB0CADOUT3
HT_TXCAD2P	F25	NB0CADOUT2
HT_TXCAD2N	F24	NB0CADOUT2
HT_TXCAD1P	E23	NB0CADOUT1
HT_TXCAD1N	F23	NB0CADOUT1
HT_TXCAD0P	E24	NB0CADOUT0
HT_TXCAD0N	E25	NB0CADOUT0

4 CPUHTTCLKOUT1 >>>>
4 CPUHTTCLKOUTJ1 >>>>

CPUHTTCLKOUT1 W21 HT_RXCLK1P
CPUHTTCLKOUTJ1 W22 HT_RXCLK1N

4 CPUHTTCLKOUT0 >>>>
4 CPUHTTCLKOUTJ0 >>>>

CPUHTTCLKOUT0 Y24 HT_RXCLK0P
CPUHTTCLKOUTJ0 W25 HT_RXCLK0N

4 CPUHTTCTLOUT0 >>>>
4 CPUHTTCTLOUTJ0 >>>>

CPUHTTCTLOUT0 P24 HT_RXCTLTP
CPUHTTCTLOUTJ0 P25 HT_RXCTLN

HT_TXCLK1P I21 NB0HTTCLKOUT1 >>>>
HT_TXCLK1N I22 NB0HTTCLKOUTJ1 >>>>

NB0HTTCLKOUT1 4
NB0HTTCLKOUTJ1 4

HT_TXCLK0P J24 NB0HTTCLKOUT0 >>>>
HT_TXCLK0N J25 NB0HTTCLKOUTJ0 >>>>

NB0HTTCLKOUT0 4
NB0HTTCLKOUTJ0 4

HT_TXCTLTP N23 NB0HTTCTLOUT >>>>
HT_TXCTLN P23 NB0HTTCTLOUTJ >>>>

NB0HTTCTLOUT 4
NB0HTTCTLOUTJ 4

HT_TXCALP C25 HT_RXCALP
HT_TXCALN D24 HT_RXCALN

R207 100R2F-LI-GP-U

VDDHT_PKG
R550 1
R208 1


49D9R2F-GP HT_RXCALP A24
49D9R2F-GP HT_RXCALN C24

RS690M-GP

71.RS690.M01

Close to NB ball

Close to NB ball




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
NB-RS690M HT				
Size	Document Number			Rev
A3	A-NOTE2.0-AMD			SA
Date:	Tuesday, September 26, 2006		Sheet 10 of	55



Close to NB ball



R198--R200 And R219-R220
Close to NB

14 GMCH_TV_CRMA
14 GMCH_TV_LUMA
14 GMCH_CRT_RED
14 GMCH_CRT_GREEN
14 GMCH_CRT_BLUE

14 GMCH_VSYNC
14 GMCH_HSYNC
14 VGA_CLK_DDC_3
14 VGA_DAT_DDC_3

14 GMCH_VSYNC
14 GMCH_HSYNC
14 VGA_CLK_DDC_3
14 VGA_DAT_DDC_3

14 GMCH_VSYNC
14 GMCH_HSYNC
14 VGA_CLK_DDC_3
14 VGA_DAT_DDC_3

14 GMCH_VSYNC
14 GMCH_HSYNC
14 VGA_CLK_DDC_3
14 VGA_DAT_DDC_3

14 GMCH_VSYNC
14 GMCH_HSYNC
14 VGA_CLK_DDC_3
14 VGA_DAT_DDC_3

14 GMCH_VSYNC
14 GMCH_HSYNC
14 VGA_CLK_DDC_3
14 VGA_DAT_DDC_3

14 GMCH_VSYNC
14 GMCH_HSYNC
14 VGA_CLK_DDC_3
14 VGA_DAT_DDC_3

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

UMA
UMA
UMA
UMA
UMA
UMA

RESISTOR	RS480M MODE
R549	TEST MODE
R548	NORMAL MODE

SD
39R2J-L-GP

SD
R549 10K R2F-2-GP
D43 RB751V-40-1-GP
C766 SC15P50V2JN-2-GP


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.


Title NB-RS690M VIDEO/ CLOCK

Size A3 Document Number A-NOTE2.0-AMD Rev SA

Date: Tuesday, September 26, 2006 Sheet 12 of 55




CRT I/F & CONNECTOR






Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
R857~R859 Close to CRT Conn, the trace impedance between NB and 150ohm resistor should be 50ohm+/-15%, the trace impedance between 150ohm resistor and conn should be 75ohm+/-15%

Hsync & Vsync level shift





TV OUT CONN



Change from 5V_S0 to 3D3V_S0 as ATI suggestion.

DDC_CLK & DATA level shift



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

CRT/TV Connector

Size A3 Document Number A-NOTE2.0-AMD Rev SA


Date: Tuesday, September 26, 2006 Sheet 14 of 55

TOP VIEW




40

LCD

1



The diagram shows a 32KHz crystal oscillator circuit. The crystal X6 (32.768KHz-41G) is connected to two capacitors, C870 and C875 (SC4P50V20N-GP). The capacitors are connected to the crystal terminals. The other terminals of the capacitors are connected to two resistors, R459 and R660 (20MR3-GP), which are connected to ground. The circuit is powered by a 3.2V supply.







3/28

08/02

<Core Design>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	SB600 POWER/DECOUPLING
-------	-------------------------------

Size A3	Document Number A NOTE3.0.AMD	Rev SA
------------	----------------------------------	-----------

Date: Tuesday, September 26, 2006 Sheet 18 of 55



19,28 ACZ_SDOUT
16,30 CLK33_KBC
16 CLK33_LPCROM
16 PCI_CLK0
16,23 PCI_CLK1_CBS33




REQUIRED SYSTEM STRAPS

		AC_SDOUT	PCI_CLK0,PCI_CLK1_CBS33	PCI_CLK4	PCI_CLK6
STRAP HIGH		USE DEBUG STRAPS	ROM TYPE H,H=PCI (X Bus) ROM H,L=LPC ROM I	USB INT PLL48	CPU I/F=K8 DEFAULT
STRAP LOW		IGNORE DEBUG STRAPS DEFAULT	L,H=LPC ROM II L,L=Firmware Hub ROM	USB EXT. 48MHZ DEFAULT	CPU I/F=P4

SB600 HAS 15K INTERNAL PU FOR PCI_AD[23..28]

16,23 PCI_AD28
16,23 PCI_AD27
16,23 PCI_AD26
16,23 PCI_AD25
16,23 PCI_AD24
16,23 PCI_AD23





DEBUG STRAPS


		PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
STRAP HIGH		RESERVED	RESERVED	RESERVED	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOT FAIL TIMER DISABLE DEFAULT
STRAP LOW					USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOT FAIL TIMER ENABLE

<Core Design>




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title SB600 STRAPPING PIN		
Size A3	Document Number A-NOTE2.0-AMD	Rev SA
Date: Tuesday, September 26, 2006 Sheet 20 of 55		



USB PORT



Finger Printer CNN



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB/MDC/BT and TV TURNER I/F

Size
A3

Document Number


A-NOTE2.0-AMD

Rev

SA


Date: Tuesday, September 26, 2006









Sheet 22 of 55




1394 : INTA#
6in1 : INTB#

<Core Design>







- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



PIN09 : GREEN
PIN11 : ORANGE



Green : Link up
Blinking : TX/RX activity


<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN Connector			
Size A3	Document Number A-NOTE2.0-AMD		Rev SA
Date: Tuesday, September 26, 2006	Sheet 26	of	55


NEWCARD

Connector


Place them Near to Chip




Place them Near to Connector




3D3V_NEW_S0 1D5V_NEW_S0



NEW1




FCI-CON26-6-GP-U
62.10081.031




21.H0119.001
For Newcard socket



Mini Card Connector



Place near MINIC1




WIRELESS SWITCH



Place near to mini-card conn

Title		
MINI-PCIE		
Size	Document Number	Rev
A3	A-NOTE2.0-AMD	SA
Date: Tuesday, September 26, 2006		
Sheet 27 of 55		




Stuff Option

RP-1	ADXL322	STMicro	No Accel.
R172	ASM	ASM	NO_ASM
R173	ASM	ASM	NO_ASM
U9	NO_ASM	LIS2L02AL	NO_ASM
Q105	ASM	ASM	NO_ASM
D97	ASM	ASM	NO_ASM
R956	NO_ASM	ASM	NO_ASM
R62	ASM	ASM	NO_ASM
R885	10 Ohm	10 Ohm	NO_ASM
C829	ASM	ASM	NO_ASM
C969	ASM	ASM	NO_ASM
R959	ASM	ASM	NO_ASM
C830	NO_ASM	0.033UF	NO_ASM
C847	NO_ASM	0.033UF	NO_ASM

RP-1	ADXL322	STMicro	No Accel.
R969	56K	56K	NO_ASM
C938	ASM	ASM	NO_ASM
R970	56K	56K	NO_ASM
C956	ASM	ASM	NO_ASM
U66	ADXL322	NO_ASM	NO_ASM
C170	ASM	NO_ASM	NO_ASM
C178	ASM	NO_ASM	NO_ASM
C190	ASM	NO_ASM	NO_ASM
R31	ASM	NO_ASM	NO_ASM

SPI ROM for System & KBC



1. SST 25VF016B
2. Macronix MX25L1605A
3. SST 8Mbit 72.25080.G01

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

BIOS ROM/G-Sensor

Size A3

Document Number



A-NOTE2.0-AMD

Date: Tuesday, September 26, 2006


Sheet 31 of 55

Rev SA


Internal KeyBoard Connector



Lanuch Board CNN



TOUCH PAD




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAUNCH / TOUCHPAD / KB CONN**
Size: A3 Document Number: **A-NOTE2.0-AMD** Rev: SA
Date: Tuesday, September 26, 2006 Sheet: 32 of 55

ODD Connector



SATA HD Connector




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title	HDD/CDROM CONN
-------	-----------------------

Size A3	Document Number A-NOTE2.0-AMD	Rev SA
Date: Tuesday, September 26, 2006	Sheet 34 of 55	


CPU_CORE
ISL6264CRZ




TI TPS51120
3D3V/5V




Adapter




Charger_ISL6255




TI TPS51116
1.8V / 0.9V



ISL6268_1D2V




ISL6268_VGA_CORE




<Core Design>

VID=1.20V(25W)/1.15V(35W)
Iomax=21A(25W)/35A (35W)
OCP=40A~45A


0	0	0	0	0	0	1.550
0	0	0	0	0	1	1.525
0	0	0	0	0	1	0.500
0	0	0	0	0	1	1.475
0	0	0	0	1	0	1.450
0	0	0	0	1	0	1.425
0	0	0	0	1	1	0.490
0	0	0	1	1	1	1.375
0	1	0	0	0	1	1.350
0	0	0	1	0	0	1.325
0	0	0	1	0	1	0.390
0	0	0	1	0	1	1.275
0	0	0	1	1	0	0.250
0	0	1	1	0	0	1.225
0	0	0	1	1	1	0.290
0	0	0	1	1	1	1.175
0	1	0	0	0	0	0.150
0	1	0	0	0	1	1.125
0	1	0	0	0	1	0.190
0	1	0	0	1	0	0.975
0	1	0	1	0	0	0.050
0	1	0	0	0	1	1.025
0	1	0	0	1	0	0.090
0	1	0	1	1	1	0.975
0	1	0	0	0	0	0.950
0	1	1	0	0	0	1.925
0	1	1	0	0	1	0.900
0	1	1	1	0	1	0.875
0	1	1	1	1	0	0.850
0	1	1	1	0	0	0.825
0	1	1	1	1	1	0.800
0	1	1	1	1	1	0.775
1	0	0	0	0	0	0.7625
1	0	0	0	0	0	1.75
1	0	0	0	0	1	0.7375
1	0	0	0	1	1	0.725
1	0	0	0	1	0	0.7125
1	0	0	1	0	0	0.7
1	1	1	1	1	1	0.375






VCC_CORE_S0

Close to Choke




Close to Choke



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU Vcore Power_2		
Size	Document Number	Rev
A3		SA
A-NOTE2.0-AMD		
Date: Tuesday, September 26, 2006	Sheet 39 of 55	

Aux Power
3D3V_AUX_S5



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

3D3V/ 5V_AUX

Size
A3

Document Number

A-NOTE2.0-AMD


Rev
SA

Date: Tuesday, September 26, 2006

Sheet 40 of

55


TI TPS51116 for 1D8V and 0D9V



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	0n	0n	0n
S3	Lo	Hi	0n	0n	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Id=9.2A
Qg=9~12nC,
Rdson=17.4~22mohm

Id=13A
Qg=18 ~ 27nC,
Rdson=7.5 ~ 8.7mohm





1D8V/9A , OCP >15A

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			
TI TPS51116 1D8V / 0D9V			
Size	Document Number	Rev	
A3	A-NOTE2.0-AMD	SA	
Date:	Tuesday, September 26, 2006	Sheet	42 of 55

Place near to CPU



<Core Design>



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
ISL6268 1D2V	
Size	Document Number
A3	A-NOTE2.0-AMD
Date: Tuesday, September 26, 2006	Sheet 43 of 55





<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
AD/BAT CONN		
Size	Document Number	Rev
A3	A-NOTE2.0-AMD	SA
Date: Tuesday, September 26, 2006		
Sheet 45 of 55		













34.4T003.001 x 2




34.4T002.001 x 1




34.41Q08.011 x 3



34.49U24.001 x 5



34.39S07.001 x 2



34.4B312.001 x 2

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MISC

Size
A3


Document Number

A-NOTE2.0-AMD

Rev
SA

Date: Tuesday, September 26, 2006

Sheet 48 of 55



Iomax=15A
OCP>21A

Cyntec
Irating=20A, Isat=38A
DCR=2.7mohm

OCP setting

Id=50A
Qg=26 ~24nC,
Rdson=3.9 ~ 4.9mohm

Rds(on) : 4.9mOhms
Inductor ripple
current: $(19V-1V) * (1/19) * 3.33uS / 0.88uH = 3.58A$
If OCP=21A
 $R_{isen} = [21A + (3.58/2)] * (4.9mOhm * 1.3) / 26uA = 5.58K \sim 5.62K$

Vref=0.6V
 $V_{o1} = (1 + R_{top}/R_{bottom}) * 0.6V = 1.01V$
R13//R14=3K
 $V_{o2} = [1 + R_9 / (R_{13} // R_{14})] * 0.6V = 1.2V$

Vo_Select	Hi	Lo
Vout	0.95V	1.1V
R696/R695	5k11R2F	12kR2F

Vo_Select	Hi	Lo
Vout	0.95V	1.2V
R696/R695	5k11R2F	7k15R2F

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA_CORE

Size

A3

Document Number

A-NOTE2.0-AMD

Date:

Tuesday, September 26, 2006

Sheet


49






of

55

Rev

SA










<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
ATI M7X(4/6):Memory Interface		
Size	Document Number	Rev
A3	A-NOTE2.0-AMD	SA
Date:	Tuesday, September 26, 2006	Sheet 53 of 55

DDR2 BGA MEMORY



Hynix	256Mb-->LAB1 use	72.55616.C0U
	512Mb	72.51216.D0U
Second Source	256Mb-->LAB1 use	72.18256.B0U
Qimonda	512Mb	72.18512.A0U

<Core Design>

緯創資通 Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title VRAM

Size A3 Document Number A-NOTE2.0-AMD Rev SA


Date: Tuesday, September 26, 2006 Sheet 54 of 55

DDR2 BGA MEMORY



72.55616.C0U

Second Source: Qimonda 72.18256.B0U



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			VRAM
Size	Document Number	Rev	
A3	A-NOTE2.0-AMD	SA	
Date:	Tuesday, September 26, 2006	Sheet	55 of 55