


Catalina M/B Block Diagram(Calpella)




Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the Ww33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0



PCH Strapping


Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPI033	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPI015	Weak internal pull-down. Do not pull high.
GPI08	Weak internal pull-up. Do not pull low.
GPI027	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

N11M-GE Power Sequence



Power Sequence













FSC	0	1
SPEED	133MHz (Default)	100MHz

Layout Notes:

Make sure that the stubs to the test points(CK_PWRGD, CLK_EN#, GEN_XTAL_OUT) in the layout are as short as possible on the high speed signals.





PROCESSOR CORE POWER
8A -->Arrandale




The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.


Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V



SO-DIMM VREFDQ (M3) Circuit for Clarksfield Processor



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.







PCI-Express Configuration Select	
CFG0	1: Single PEG 0: Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1: Normal Operation 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm 5% resistor. Note: Only temporary for early CFD sample (PGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.























H = 9.2mm 9.2mm REVERSE










H = 5.2mm 5.2mm REVERSE







BOOT BIOS Strap		
PCI_GNT0#	PCI_GNT1#	BOOT BIOS Location
0	0	LPC(Default)
1	0	Reserved
0	1	PCI
1	1	SPI





DMX Termination Voltage
NV_CLE Set to Vss when Low.
Set to Vcc when High.


Banbury Technology:
Disabled when Low.
Enable when High.

Pair	Device
0	USB0
1	MINI1
2	USB2
3	USB3
4	USB4
5	Touch panel
6	Reserve
7	Reserve
8	USB8
9	USB9
10	Reserve USB
11	MINI2
12	Bluetooth (SB 1204)
13	Camera



Check !!




A16 swap override Strap/Top-Block
Swap Override jumper
PCI_GNT#3 Low = A16 swap override/Top-Block
Swap Override enabled
High = Default




MB_ID1	MB_ID0	
0	0	UMA
0	1	MADISON
1	0	PARK



Placed Within 2" from PCH





<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH(9/9)

Size
A3

Document Number

Catalina


Rev
SA

Date: Tuesday, April 06, 2010







Sheet 22 of 59

CRT header for debug

From PCH



From MXM



<Core Design>













緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
VGA header

Size B Document Number
Catalina


Date: Tuesday, April 06, 2010 Sheet 23 of 59

Rev SA







USB PORT Side 2 USB PORT (0/1)

5V_S5 --> VCC5_USB




USB Power


Use 69.50007.801 (Littelfuse)



eSATA PORT



Touch panel





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			USB IO/eSATA/TP	
Size	Document Number		Rev	
B	Catalina		SA	
Date:	Tuesday, April 06, 2010		Sheet	25 of 59

Sheet	27	of	59
-------	----	----	----



Pin17 is floating

```
| XCPS Definition:
| For 6pin type of 1394, mount 1lkohm res to +12V.
| For 4pin type, unmount 1lkohm res.
| Both of type need mount 1lkohm to GND.
```



1221 (SC)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

100

VT6325 1394/CARD READER

Size

Document Number	770323
-----------------	--------

Catalina

Rev


Date: Tuesday, April 06, 2010

Sheet 28 of 50


59

Mini PCI-E Connector

TV-TUNER Card



Wireless Card(Present support EP/SP)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

[illegible]

MINI CARD CONN(1/2) .

Size

Document Number

Catalina

Rev	
-----	--

Date: Tuesday, April 06, 2010

Sheet 2

59

```

14 ACZ_RST#_AUDIO >>> ACZ_RST#_AUDIO
14 ACZ_SYNC_AUDIO >>> ACZ_SYNC_AUDIO
    14 ACZ_SDATAIN0 >>> ACZ_SDATAIN0
14 ACZ_BITCLK_AUDIO >>> ACZ_BITCLK_AUDIO
4 ACZ_SDATAOUT_AUDIO >>> ACZ_SDATAOUT_AUDIO
    14 ACZ_SPKR >>> ACZ_SPKR

```

```

32 MIC_R_JACK >>> MIC_R_JACK
32 MIC_L_JACK >>> MIC_L_JACK

```




49 SPDIF <<< SPDIF

```

32 MIC_IN_JD >>> MIC_IN_JD
32 HP_OUT_JD >>> HP_OUT_JD

```

32 EAPD# <<< EAPD#



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				AUDIO CODEC-ALC272			
Size	Document Number						Rev
Custom	Catalina						SA
Date:	Tuesday, April 06, 2010			Sheet	30	of	59

	A	B	C	D	E
4					
3					
2					
1					
	A	B	C	D	E

<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserve			
Size B	Document Number		Rev SA
Catalina			
Date: Tuesday, April 06, 2010	Sheet	31 of	59

```

30 MIC_L_JACK >>>
30 MIC_R_JACK >>>

```

```

30 ALC272_HP_OUT_L >>> ALC272_HP_OUT_L
30 ALC272_HP_OUT_R >>> ALC272_HP_OUT_R

```

30 MIC_IN_JD >> MIC_IN_JD

30 HP_OUT_JD >> HP_OUT_JD

30 EAPD# >> EAPD#


47,48 TPA3113_SD# TPA3113_SD#

```

30 PC_AUDIO_R  >>> PC_AUDIO_R
30 PC_AUDIO_L  >>> PC_AUDIO_L

47 PC_AUDIO_R_C <<< PC_AUDIO_R_C
47 PC_AUDIO_L_C <<< PC_AUDIO_L_C

```



If use: 83.02025.0A1

The diagram illustrates the internal structure of SC 1226, which contains two audio channels: Right (R) and Left (L). Each channel is represented by a horizontal line with various components and connections.

Right Channel (R):

- Input: PC AUDIO R 2
- Component: R605
- Output: 1
- Label: OR0402-PAD
- Connection: PC AUDIO R 1
- Component: C572
- Label: near codec
- Output: 1
- Component: SC22U6D3V5MX-2GP
- Label: 1225
- Output: PC AUDIO R C

Left Channel (L):

- Input: PC AUDIO L 2
- Component: R604
- Output: 1
- Label: OR0402-PAD
- Connection: PC AUDIO L 1
- Component: C571
- Label: near codec
- Output: 1
- Component: SC22U6D3V5MX-2GP
- Label: 1223
- Output: PC AUDIO L C

Other Labels:

- SB 1209 (near R channel)
- SB 1209 (near L channel)
- SC 1226 (at the bottom)

Fan Controller






34 CPU_FAN_TACH1 CPU_FAN_TACH1
 34 CPU_FAN_PWM1 CPU_FAN_PWM1
 34 SYS_FAN_TACH1 SYS_FAN_TACH1
 34 SYS_FAN_PWM1 SYS_FAN_PWM1

Please check it's pull-high location

LPC interface

14.34 LPC_LFRAME# LPC_LFRAME#
 14.34 LPC_LAD0 LPC_LAD0
 14.34 LPC_LAD1 LPC_LAD1
 14.34 LPC_LAD2 LPC_LAD2
 14.34 LPC_LAD3 LPC_LAD3
 19 KBRCIN# KBRCIN#
 19 KAZOGATE KAZOGATE
 18 CLK_PCI_SIO CLK_PCI_SIO
 5.18.27.39 PLT_RST# PLT_RST#
 14 INT_SERIRQ INT_SERIRQ






15 PCH_CLK48 PCH_CLK48
 16 RSMRST#_SIO RSMRST#_SIO
 35.44.47 SIO_PSON_N SIO_PSON_N
 16.36 PWRGD3V_150MS PWRGD3V_150MS
 26 SIO_PWRLED_N SIO_PWRLED_N
 16 SIO_PWNBTN_N SIO_PWNBTN_N
 26 PWRBTN_N PWRBTN_N
 18 LPC_PME_N LPC_PME_N
 16.35.43 PM_SLP_S3# PM_SLP_S3#
 16.25.38 PM_SLP_S4# PM_SLP_S4#
 16.36.42.43 CORE_PWRGD CORE_PWRGD
 52 GPU_DPLUS GPU_DPLUS
 52 GPU_DMINUS GPU_DMINUS
 51.52 PLT_RST_AT# PLT_RST_AT#




If without use these pins, Please pull-up. Don't let it floating

1. Pin 54: VIN3/ATXP6
2. Pin 32: SUSBF
3. Pin 23/ Pin 58/ Pin 60/ Pin 62
4. Pin 55 need 2.8V


Note: use EUP function: Pin32/Pin33/Pin34/Pin37/Pin39/Pin45 pull high to SYS_3VSB.




CPU FAN




MXM_SYS FAN




LPC DEBUG PORT




LIGHT BAR CONTROL



USB RESERVE



ODD REJECTION



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

Fan control

Size

Document Number

Catalina


Rev

SA


Date: Tuesday, April 06, 2010

Sheet 34 of 59

Run Power




Reserved for Discharge



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Run Power	
Size A3	Document Number
Catalina	
Date: Tuesday, April 06, 2010	Sheet 35 of 59
Rev SA	



84.04468.037 AO4468
Vgs @ 4.5V,
Id = 10A,
Rds(on) = 17.4-22mohm,
Qg = 9-12nC

	GND	VREF	VREG3	VREG5
SKIPSEL	PWM	SKIP	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	330k/CH1 375k/CH2	400k/CH1 500k/CH2	400k/CH1 500k/CH2

OCP

8205A ENTIP1 R524 1 249KR2F-GP

8205A ENTIP2 R491 1 150KR2F-L-GP


SB 1203

<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
RT8205A 3V&5V			
Size A2	Document Number	Catalina	Rev SA
Date:	Tuesday, April 06, 2010	Sheet 37 of	59

+1.5V_S3



+0.75V_MEM_VTT



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
1. The Effect of the 1997 Asian Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1-15
2. The Impact of the 1997 Asian Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	16-30
3. The Effect of the 1997 Asian Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	31-45
4. The Impact of the 1997 Asian Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	46-60
5. The Effect of the 1997 Asian Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	61-75
6. The Impact of the 1997 Asian Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	76-90
7. The Effect of the 1997 Asian Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	91-105
8. The Impact of the 1997 Asian Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	106-120
9. The Effect of the 1997 Asian Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	121-135
10. The Impact of the 1997 Asian Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	136-150

Size	Document Number
------	-----------------

+1.5V/+0.75


Rev	
-----	--

Date: Tuesday, April 06, 2010


Catalina

	SA
38 of 59	


+1.05V(V_1D05_VTT)




+1.05V(V_1D05_PCH)




1D8V_S0 (RT9025)






VID1(GPIO20)	VID0(GPIO15)	Core
0	0	1.22V
0	1	1.02V
1	0	1.12V
1	1	0.92V








Adaptor in to generate DCBATOUT

Add alternate 84.01403.A37





<Core Design>

Mini PCIE holder



FAN holder



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Screw hole

Size
A4

Document Number

Catalina

Rev

SA

Date: Tuesday, April 06, 2010

Sheet 46 of 59

TOUCH_INT# << TOUCH_INT# 47

HCB1608KF-181-GP
(R)



1

18 USBPN2

18 USBPP2

18 USBPN3

18 USBPP3

18 USBPN4

18 USBPP4

18 USBPN9

18 USBPP9

```

27 RJ45_LED0      >>> RJ45_LED0
27 RJ45_LED1      >>> RJ45_LED1
27 RJ45_LED2      >>> RJ45_LED2

27 LAN_MDIO_DN    <<<< LAN_MDIO_DN
27 LAN_MDIO_DP    <<<< LAN_MDIO_DP

27 LAN_MD1_DN     <<<< LAN_MD1_DN
27 LAN_MD1_DP     <<<< LAN_MD1_DP

27 LAN_MD2_DN     <<<< LAN_MD2_DN
27 LAN_MD2_DP     <<<< LAN_MD2_DP

27 LAN_MD3_DN     <<<< LAN_MD3_DN
27 LAN_MD3_DP     <<<< LAN_MD3_DP

```





HDMI_OUT_TXD2	>>>>	HDMI_OUT_TXD2	24
HDMI_OUT_TXD2#	>>>>	HDMI_OUT_TXD2#	24
HDMI_OUT_TXD1	>>>>	HDMI_OUT_TXD1	24
HDMI_OUT_TXD1#	>>>>	HDMI_OUT_TXD1#	24
HDMI_OUT_TXD0	>>>>	HDMI_OUT_TXD0	24
HDMI_OUT_TXD0#	>>>>	HDMI_OUT_TXD0#	24
HDMI_OUT_TXC	>>>>	HDMI_OUT_TXC	24
HDMI_OUT_TXC#	>>>>	HDMI_OUT_TXC#	24
HDMI_OUT_SCL	>>>>	HDMI_OUT_SCL	24
HDMI_OUT_SDA	>>>>	HDMI_OUT_SDA	24
HDMI_OUT_HPD	>>>>	HDMI_OUT_HPD	24

HDMI_IN_TXD2	}}	HDMI_IN_TXD2	47
HDMI_IN_TXD2#	}}	HDMI_IN_TXD2#	47
HDMI_IN_TXD1	}}	HDMI_IN_TXD1	47
HDMI_IN_TXD1#	}}	HDMI_IN_TXD1#	47
HDMI_IN_TXD0	}}	HDMI_IN_TXD0	47
HDMI_IN_TXD0#	}}	HDMI_IN_TXD0#	47
HDMI_IN_TXC	}}	HDMI_IN_TXC	47
HDMI_IN_TXC#	}}	HDMI_IN_TXC#	47

```

47  AV_CVBS+  >>> AV_CVBS+
47  AV_CVBS-  >>> AV_CVBS-
47  AV_AUDIO_R >>> AV_AUDIO_R
47  AV_AUDIO_L >>> AV_AUDIO_L

```








POWER REGULATORS		
+3.3V 190 mA	VDDR3	60 mA
	A2VDD	130 mA
+0.95/+1V 33 A	VDDC	29 A
	VDDCI	4 A
+1.5V	VDDR1	TBD
	MVDDQ/C	
+1.8V 1.384 A	VDD_CT	17 mA
	DP[F:A]_PVDD	20 mA
	DP[D:A]_VDD18	130 mA
	DP[F:E]_VDD18	130 mA
	SPV18	50 mA
	MPV18	150 mA
	DPLL_PVDD	75 mA
	PCIE_PVDD	40 mA
	PCIE_VDDR	400 mA
	TSVDD	5 mA
	VDDR4	TBD
	AVDD	70 mA
	VDD1DI	45 mA
	VDD2DI	50 mA
	A2VDDQ	1.5 mA
+1.0V 1.42 A	DP[D:A]_VDD10	110 mA
	DP[F:E]_VDD10	110 mA
	SPV10	100 mA
	DPLL_VDDC	100 mA
	PCIE_VDDC	1.1 A

<Core Design>


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ATI Power rail			
Size C	Document Number		Rev SA
Catalina		Sheet 50 of 59	
Date: Tuesday, April 06, 2010			

4 TEXP_TXP[15..0] <<<

Diagram illustrating the connection of the TEXP_TXP[15..0] bus to the PEGs. The bus is shown as a horizontal line on the left, with a blue arrow pointing right towards a vertical stack of 16 PEGs. The PEGs are labeled PEG_TXP0 through PEG_TXP15. The bus is connected to the PEGs via a series of vertical lines, with the connection point for each PEG labeled with its corresponding TEXP_TXP value (e.g., TEXP_TXP0, TEXP_TXP1, etc.).




MxM HDMI OUT



MxM VGA OUT




GPIOs



OTHERS



DVPDATA [3:0]
 Hynix-HSTG1663BF8-12C (800MHz)
 Samsung-K4W1G1646E-HC12 (800MHz)



09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.

09/09/28
Must be tied high if not used.


HSYNC/VSYNC are transmitted on TX0P/M_DP[A, C]2P/N,
 TX3P/M_DP[B, D]2P/N, TXOUT_L0P/N_DP2P/N,
 or TXOUT_U0P/N_DP2P/N (Blue) channel during blank

Layout notice:
 It should be place near HDMI connector

HDMI






TMDS to Scalar




SERIAL EEPROM 512K/1M

A 256MB MEMORY APERTURE SIZE CAN BE DEFINED USING A SEPARATE ROM OR STRAPPING



BACO
needed??

```
09/09/28
For dual-link TMDS, the associated power supply rails can
share the filters/decoupling capacitors.
we use single HDMI, share or ?
need check!
```



56 RASAO# <<< RASAO#
56 RASAI# <<< RASAI#
56 CASAO# <<< CASAO#
56 CASAI# <<< CASAI#
56 WEAO# <<< WEAO#
56 WEAI# <<< WEAI#
56 CKEAO <<< CKEAO
56 CKEAI <<< CKEAI
56 CSA0#_0 <<< CSA0#_0
56 CSA1#_0 <<< CSA1#_0

56 CLKAO <<< CLKAO#
56 CLKAI# <<< CLKAI#
56 QSAI[7..0] <<< QSAI[7..0]
56 QSA7# <<< QSA7#
56 DQMAH[7..0] <<< DQMAH[7..0]
56 MAB[63..0] <<< MAB[63..0]
56 MAA[13..0] <<< MAA[13..0]

56 A_BA0 <<< A_BA0
56 A_BA1 <<< A_BA1
56 A_BA2 <<< A_BA2



57 RASB0# <<< RASB0#
57 RASB1# <<< RASB1#
57 CASB0# <<< CASB0#
57 CASB1# <<< CASB1#
57 WEB0# <<< WEB0#
57 WEB1# <<< WEB1#
57 CSB0#_0 <<< CSB0#_0
57 CSB1#_0 <<< CSB1#_0

57 CKEB0 <<< CKEB0
57 CKEB1 <<< CKEB1
57 CLKB0 <<< CLKB0
57 CLKB1# <<< CLKB1#



57 QSBH[7..0] <<< QSBH[7..0]
57 QSB7# <<< QSB7#
57 DQMBH[7..0] <<< DQMBH[7..0]
57 MDB[63..0] <<< MDB[63..0]
57 MAB[13..0] <<< MAB[13..0]

57 B_BA0 <<< B_BA0
57 B_BA1 <<< B_BA1
57 B_BA2 <<< B_BA2

>>> ODTA0 56
>>> ODTA1 56
>>> ODTB0 57
>>> ODTB1 57
>>> DRAM_RST 56,57



09/09/29
If TESTEN = 0 V: Internal debug use only
If TESTEN = 3.3 V: JTAG TRST# signal enabled



Designator	For M97-M2	For Mannheim
R_MEM_1	10K	10K
R_MEM_2	40R/Short	680R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

ATI Mad MEMORY

File: **Catalina** Rev: **SA**


Date: Tuesday, April 06, 2010 Sheet: 56 of 59

```
72.51G63.C0U gDDRIII 64M*16 800MHz VRAM 54nm (Orion die) FBGA96P HYNIX H5TQ1G63BFR-12C
72.41164.H0U gDDR3 64M*16 800MHz VRAM E die FBGA 96P SAMSUNG K4W1G1646E-HC12
```



```
72.51G63.C0U gDDRIII 64M*16 800MHz VRAM 54nm (Orion die) FBGA96P HYNIX H5TQ1G63BFR-12C
72.41164.H0U gDDR3 64M*16 800MHz VRAM E die FBGA 96P SAMSUNG K4W1G1646E-HC12
```






PIN STRAPS

Pin	Direction	Strap	Component
GPIO0	(S)	1	R654 10KR23-3-GP
GPIO1	(S)	1	R654 10KR23-3-GP
GPIO2	(S)	1	R654 10KR23-3-GP
GPIO8	(R)	1	R654 10KR23-3-GP
GPIO9	(R)	1	R654 10KR23-3-GP
GPIO11	(R)	1	R654 10KR23-3-GP
GPIO12	(R)	1	R654 10KR23-3-GP
GPIO13	(R)	1	R654 10KR23-3-GP
MXM_VSYNC	(S)	1	R361 10KR23-3-GP
MXM_HSYNC	(S)	1	R365 10KR23-3-GP
GENERICC	(R)	1	R608 10KR23-3-GP
V2SYNC	(R)	1	R600 10KR23-3-GP
H2SYNC	(R)	1	R796 10KR23-3-GP
GPIO22	(R)	1	R698 10KR23-3-GP
GPIO5	(R)	1	R655 10KR23-3-GP

3D3V_VGA

		HSYNC
		VSYNC
STRAP	Audio for both DisplayPort and HDMI.	11
	Audio for DisplayPort and HDMI if dongle is detected	10



CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	1
BIF_GEN2_EN_A	GPIO2	PCIE GNE2 ENABLED	1
BIF_CLK_PM_EN	GPIO8	BIF_CLK_PM_EN	0
BIF_VGA/DIS	GPIO9	VGA ENABLED	0
BIF_RX_PLL_CALIB_BP	GPIO21	BIF_RX_PLL_CALIB_BP	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	1
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	1 0 0
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
SMS_EN_HARD	H2SYNC		0
CBYPASS	GENERICCC		0
AUD[1]	HSYNC	built-in HDMI connector	1
AUD[0]	VSYN	Audio function present	1

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	1
BIF_GEN2_EN_A	GPIO2	PCIE GNE2 ENABLED	1
BIF_CLK_PM_EN	GPIO8	BIF_CLK_PM_EN	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
BIF_RX_PLL_CALIB_BP	GPIO21	BIF_RX_PLL_CALIB_BP	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	1
ROMDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	1 0 0
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
SMS_EN_HARD	H2SYNC		0
CCBYPASS	GENERICCC		0
AUD[1]	HSYNC	built-in HDMI connector	1
AUD[0]	VSNC	Audio function present	1

AMD RESERVED CONFIGURATION STRAPS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET	
H2SYNC	GENERICC
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPI0_28_TDO	GPI021_BB_EN

H2SYNC	GENERICC
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPI0_28_TDO	GPI0Z1_BB_EN

GPIO_28_TDO	GPIO21_BB_EN
-------------	--------------

1

1

3

1

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserve

Size

3

Document Number	
-----------------	--

Catalina

Rev

3

Date: Tuesday, April 06, 2010

Sheet 59 of 59