

LCFC Confidential

AILZA/B/C (ZX10)


MB MA181 Schematics

**Intel Haswell Processor with DDRIIL + Lynx Point HM86
nVIDIA N14P-GV2**

2012-12-27

REV:1.1

Security Classification		LC Future Center Secret Data		Title Cover Page			
Issued Date	2012/12/14	Deciphered Date	2012/12/21	Size Custom	Document Number 401025	Rev 1.1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Date: Friday, July 12, 2013	Sheet 1	of 61	



Voltage Rails (O --> Means ON , X --> Means OFF)

Power Plane					+5VS +3VS +1.5VS +1.05VS +0.675VS +CPU_CORE +VGA_CORE +3.3VS_VGA +1.5VS_VGA +1.05VS_VGA
State	B+	+3VALW +5VALW	+3V_PCH	+1.35V	
S0	0	0	0	0	0
S3	0	0	0	0	X
S3 Battery only	0	0	X	0	X
S5 S4/AC Only	0	0	0	X	X
S5 S4 Battery only	0	X	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X	X

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	CLock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

USB Port Table

USB 2.0	USB 3.0	Port	3 External USB Port
EHCI1	XHCI 1	0	Camera
		1	USB Port (Left Side)
		2	USB Port (Left Side)
		3	
		4	Cardreader
		5	USB Port (Right Side)
		6	
EHCI2	2	7	
		8	TOUCH PANEL
		9	
		10	Mini Card(WLAN)
		11	
		12	
		13	

BOM Structure Table

BOM Structure	BTO Item
AOAC@	AOAC support part
OPT@	External GPU SKU ID part
UMA@	UMA SKU ID part
14@	For 2410 part
15@	For 2510 part
8106@	8106E LAN part
8111G@	8111G LAN Part
8111GS@	8111GS LAN Part
N14PGV2@	N14P GV2 stuff
GIGA@	GIGA LAN Part
Gastube@	Gastube Part
NOTS@	No Touch screen part
GC6@	GPU GC6 function part
TS@	Touch screen part
@	Not stuff
ME@	Connector
XDP@	XDP part
37@	37W CPU part
47@	47W CPU part
H2@	Hynix 2Gb Vram part
M2@	Micron 2Gb Vram part
M4@	Micron 4Gb Vram part
S2@	Samsung 2Gb Vram part
S4@	Samsung 4Gb Vram part
M1GB@	Micron 1GB Vram BOM
M2GB@	Micron 2GB Vram BOM
S1GB@	Samsung 1GB Vram BOM
S2GB@	Samsung 2GB Vram BOM
H1GB@	hynix 1GB Vram BOM

SMBUS Control Table

	SOURCE	VGA	BATT	IT8586E	SODIMM	WLAN WiMAX	Thermal Sensor	PCH	TP Module	charger	XDP
EC_SMB_CK1 EC_SMB_DA1	IT8586E +3VALW	X	V	V	X	X	X	X	X	V	X
EC_SMB_CK2 EC_SMB_DA2	IT8586E +3VS	V +3VS_VGA	X	V +3VS	X	X	V +3VS	V +3V_PCH	X	X	X
PCH_SMBCLK PCH_SMBDATA	PCH +3V_PCH	X	X	X	V +3VS	V +3VS	X	V +3V_PCH	V +3VS	X	V +3VS

PCIe PORT LIST

Port	Device
1	
2	
3	
4	LAN
5	WLAN
6	
7	
8	

Fixed Signals				Muxed Signals		Fixed Signals				Muxed Signals		Fixed Signals			
HM86	USB3 1	USB3 2	NA	NA	PCIE 1 (00)	PCIE 2 (00)	PCIE 3	PCIE 4	PCIE 5	PCIE 6	PCIE 7	PCIE 8	SATA 6Gb/s 4 (1b)	SATA 6Gb/s 5 (1b)	SATA 3Gb/s 0
					USB3 3 (01)	USB3 4 (01)							PCIE 1 (0b)	PCIE 2 (0b)	
HM87 QM87	USB3 1	USB3 2	USB3 5	USB3 6	PCIE 1 (01)	PCIE 2 (01)	PCIE 3	PCIE 4	PCIE 5	PCIE 6	PCIE 7	PCIE 8	SATA 6Gb/s 4 (0b)	SATA 6Gb/s 5 (0b)	SATA 6Gb/s 0
					USB3 3 (01)	USB3 4 (01)							PCIE 1 (0b)	PCIE 2 (0b)	SATA 6Gb/s 1
															SATA 6Gb/s 2
															SATA 6Gb/s 3

Soft Strap: (USB3P4_PCIEP2_MODE)
00: PCIe Lane 2 is statically assigned to PCIe Express (or GbE)
01: PCIe Lane 2 is statically assigned to USB3 Port 4

Soft Strap: (USB3P3_PCIEP1_MODE)
00: PCIe Lane 1 is statically assigned to PCIe Express (or GbE)
01: PCIe Lane 1 is statically assigned to USB3 Port 3

Config	GPIO16,49
SATA4,SATA5	11
PCIE1,PECI2	00

EC SM Bus1 address

EC SM Bus2 address


PCH SM Bus address

Device	Address	Device	Address	Device	Address
Smart Battery	0001 011X b	Thermal Sensor EMC1403-2	1001_101xb	DDR DIMMA	0xA0
Charger	0001 0010 b	VGA	0x9E	DDR DIMMB	0xA2
		PCH	0x96	Wlan	Rsvd
				TP	0x2C for Synaptics 0x15 for ELAN vendor

Security Classification	LC Future Center Secret Data			Title	Notes List	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	Size	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Custm	401025	1.1
				Date	Friday, July 12, 2013	Sheet 3 of 61

VGA and GDDR3 Voltage Rails (N14P GPIO)

GPIO	I/O	ACTIVE	Function Description
GPIO0	IN	-	FB Clamp monitor
GPIO1	OUT	N/A	
GPIO2	OUT	N/A	
GPIO3	OUT	N/A	
GPIO4	OUT	N/A	
GPIO5		N/A	
GPIO6	OUT	-	Active low FB Clamp toggle request
GPIO7	OUT	N/A	
GPIO8	I/O	-	Thermal Catastrophic Over Temperature
GPIO9	I/O	N/A	2.2K Pull-up
GPIO10	OUT	N/A	
GPIO11	OUT	-	GPU Core VDD PWM control signal
GPIO12	IN		AC Power Detect Input (10K pull High)
GPIO13	OUT	-	Phase Shedding
GPIO14	IN	N/A	
GPIO15	IN	N/A	
GPIO16	OUT	N/A	
GPIO17	IN	N/A	
GPIO18	IN	N/A	
GPIO19	IN	N/A	



Performance Mode P0 TDP at Tj = 102 C* (DDR3)

	GPU (4)	Mem (1.5)	NVCLK /MCLK	NVVDD			FBVDD (1.5V)		FBVDDQ (GPU+Mem) (1.5V)		PCI Express (1.05V) (6)		I/O and PLLVDD (1.8V)		I/O and PLLVDD (1.05V)		Other (3.3V)	
Products	(W)	(W)	(MHz)	(V)	(A)	(W)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)
N14P 64bit 1GB/2GB DDR3	25W	TBD	1000MHz	TBD	32	TBD	1.7	2.55	TBD	TBD	1.98	2.1	TBD	TBD	TBD	TBD	TBD	TBD



Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID5]	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_S0	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V


GPU	Device ID	SMB_ALT_ADDR (ROM_S0 Bit 1)	setting	I2C Slave addrees ID
N14P-GV2	0x1292		0	0x9E (Default)
			1	0x9C

GPU	ROM_SI	ROM_S0	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N14P-GV2	TBD	PU 4.99K	PU 4.99K	PU 45.3K	PD 45.3K	PD 15K	PD 4.99K	PU 45.3K

GPU		N14P_GV2		
FB Memory (DDR3)		ROM_SI		
Samsung 1GHz	K4W2G1646E-BC1A	0x7		
	128M x 16	PD 45.3K		
Micron 1GMHz	MT41J128M16JT-093G:K	0x5		
	128M x 16	PD 30.1K		
Hynix 1GMHz	H5TC2663FFR-11C	0x4		
	128M x 16	PD 24.9K		
Samsung 900MHz	K4W4G1646B-HC11	0x3		
	256M x 16	PD 20K		
Micron 900MHz	MT41K256M16HA-107G:E	0x1		
	256M x 16	PD 10K		


Security Classification	LC Future Center Secret Data			Title	VGA Notes List	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	Size	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Custom	401025	1.1
				Date:	Friday, July 12, 2013	Sheet 4 of 61





19 CPU PLTRST# RC22 1 2 0 0402 5% BUF CPU RST#

For ESD concern, please put near CPU




CAD Note:
Trace width=12~15 mil, Spcing=20 mils
Max trace length= 500 mil

XDP_TRST# RC24 2 (d) 1 51_0402



Change RC77 to 0ohm jump





Title			
CPU (2/7) PM, XDP, CLK			
Size	Document Number	Rev	
Custom	401025	1.1	
Date:	Friday, July 12, 2013	Sheet	6 of 61

HDMI D2
HDMI D1
HDMI D0
HDMI CLK

35 HDMI_TX2+
35 HDMI_TX2-
35 HDMI_TX1+
35 HDMI_TX1-
35 HDMI_TX0+
35 HDMI_TX0-
35 HDMI_CLK+
35 HDMI_CLK-




HDMI_TX2+
HDMI_TX2-
HDMI_TX1+
HDMI_TX1-
HDMI_TX0+
HDMI_TX0-
HDMI_CLK+
HDMI_CLK-




Reserve for Design Guide and CRB recommended.

CFG STRAPS for CPU






PEG Static Lane Reversal - CFG2 is for the 16x

CFG2	1: (Default) Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed
------	--



Display Port Presence Strap


CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port * 0 : Enabled; An external Display Port device is connected to the Embedded Display Port
------	--




PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)

CFG3	0 : ENABLED SET DFX_ENABLED BIT IN DEBUG INTERFACE MSR * 1 : DISABLED
------	---

HPD INVERSION FOR EDP




COMPENSATION PU FOR eDP



CAD Note: Trace width=20 mils, Spacing=25mil, Max length=100 mils.

PCIe Port Bifurcation Straps

CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled * 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
----------	--






PEG DEFER TRAINING




CFG7	* 1: (Default) PEG Train immediately following xxRESET de assertion 0: PEG Wait for BIOS for training
------	--

Need confirm with Intel if this reserved circuit can be deleted.

Security Classification	LC Future Center Secret Data	
Issued Date	2012/12/14	Deciphered Date 2012/12/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		



Title	GPU (4/7) RSVD,CFG
Size	Custom
Document Number	401025
Date	Friday, July 12, 2013
Rev	1.1
Sheet	8 of 61



DDR3 SO-DIMM A

Layout Note:
Place near DIMM


```
OSCON (220uF_6.3V_4.2L_ESR17m)*1=(SF000002Y00)
(10uF_0603_6.3V)*8
(0.1uF_402_10V)*4
```





Layout Note:
Place near DIMM

Layout Note:
Place near DIMM

DDR_A_DM[0:7] connect to GND




Security Classification		LC Future Center Secret Data		Title			
Issued Date	2012/12/14	Deciphered Date	2012/12/21	DDRIII SO-DIMM A			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number 401025	Rev 1.1	
				Date:	Friday, July 12, 2013	Sheet 11 of 61	

DDR3 SO-DIMM B

Layout Note:
Place near DIMM


(10uF_0603_6.3V)*8
(0.1uF_402_10V)*4



Layout Note:
Place near DIMM


Layout Note:
Place near DIMM





DDR_B_DM[0:7] connect to GND





Security Classification	LC Future Center Secret Data		
Issued Date	2012/12/14	Deciphered Date	2012/12/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title			
DDRIII SO-DIMM B			
Size	Document Number	Rev	
Custom	401025	1.1	
Date:	Friday, July 12, 2013	Sheet	12 of 61












Change RH40, RH41, RH42 to 0ohm jump




LYNX-POINT-DH82LPMS_BGA695



* DDPB_CTRLDATA The signal has a weak internal pull-down.
H Port B is detected.
L Port B is not detected.




* GPIO53 The signal has a weak internal pull-up.
H DMI is in DC-coupling mode (desktop, mobile or server/workstation).
L DMI is in AC-coupling mode (server/workstation only, not meant for desktop/mobile).





* GPIO55 The signal has a weak internal pull-up.
H Disable 'Top-Block Swap' mode.
L Enable 'Top-Block Swap' mode.


Boot BIOS Strap		
BBS_BIT1 (GPIO51)	SATA_SLPD (BBS_BIT0)	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI
































Security Classification		LC Future Center Secret Data		Title	
Issued Date		Deciphered Date		N14P_PCIE/ DAC/ GPIO	
2012/12/14		2012/12/21			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Document Number				401025	
Date				Friday, July 12, 2013	
Sheet				29 of 61	







Mode D - Mirror Mode Mapping

	DATA Bus	
Address	0..31	32..63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16	CS0#_H	
FBx_CMD17		
FBx_CMD18	ODT_H	
FBx_CMD19	CKE_H	
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#




Security Classification	LC Future Center Secret Data		Title	N14P_MEM Interface	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	Customer	401025
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Date	Friday, July 12, 2013	Sheet	27	of	61




	DATA Bus	
Address	0...31	32...63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16	CS0#_H	
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL, AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE UNITED STATES OF AMERICA TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER.			N14P_DDR3_A_Lower	Revision Number 481025
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL, AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE UNITED STATES OF AMERICA TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER.			Customer DocId: 344131013	Rev 11

at least 16 mils width(optimal)
20 mils spacing to other signals /planes





Group4 (IN1)
Group5 (TOP)






Group7 (IN3)
Group6 (BOT)

CMD mapping mod Mode D

Address	DATA Bus
FBx_CMD0	CS0#_L
FBx_CMD1	ODT_L
FBx_CMD2	CKE_L
FBx_CMD3	A14
FBx_CMD4	RST
FBx_CMD5	A9
FBx_CMD6	A7
FBx_CMD7	A2
FBx_CMD8	A0
FBx_CMD9	A4
FBx_CMD10	A1
FBx_CMD11	BA0
FBx_CMD12	WE#
FBx_CMD13	A15
FBx_CMD14	CAS#
FBx_CMD15	CS0#_H
FBx_CMD16	ODT_H
FBx_CMD17	CKE_H
FBx_CMD18	A13
FBx_CMD19	A8
FBx_CMD20	A6
FBx_CMD21	A11
FBx_CMD22	A5
FBx_CMD23	A3
FBx_CMD24	BA2
FBx_CMD25	BA1
FBx_CMD26	A12
FBx_CMD27	A10
FBx_CMD28	RAS#



Security Classification	LC Future Center Secret Data			Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	Blank4	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS DOCUMENT IS THE PROPERTY OF THE COMPETITIVE DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size Custom Document Number 401025 Date Friday, July 12, 2013 Sheet 30 of 61



GPU	FB Memory (DDR3)		ROM_SI	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N14P_GV2	Samsung 1GHz	K4W2G1646E-BC1A	0x7	PU 4.99K	PU 4.99K	PU 45.3K	PD 4.99K	PD 15K	PD 4.99K	PU 45.3K
		128M x 16	PD 45.3K							
	Micron 1GMHz	MT41J128M16JT-093G:K	0x5							
		128M x 16	PD 30.1K							
	Hynix 1GMHz	H5TC2G63FFR-11C	0x4							
		128M x 16	PD 24.9K							
	Samsung 900MHz	K4W4G1646B-HC11	0x3							
		256M x 16	PD 20K							
Micron 900MHz		MT41K256M16HA-107G:E	0x1							
		256M x 16	PD 10K							

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID5]	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Resistor Values	Pull-up to +3VS_VGA	Pull-down to Gnd
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

FB[1:0]	
0	Reserved
1	Reserved
2	256MB (Default)
3	Reserved

PCIE_MAX_SPEED	
0	Limit booting to PCIe Gen1
1	Allow booting to PCIe Gen 2/3

VGA_DEVICE	
0	3D Device (Class Code 302h)
1	VGA Device (Default)

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)

SUB_VENDOR	
0	No VBIOS ROM
1	BIOS ROM is present (Default)

PEX_PLL_EN_TERM	
0	Disable (Default)
1	Enable

PCIE_SPEED_CHANGE_GEN3	
0	Disable PCIe Gen3 operation
1	Enable PCIe Gen3 operation

USER Straps	
User[3:0]	
1000-1100	Customer defined

DP_PLL_VDD33V	
0	Reserved
1	Default

3GIO_PADCFG[3:0]	
0110	Gen1/Gen2 support only
0000	Gen3 support

VRAM	X76	VRAM P/N
Samsung	X76409JVL01	SA00005SH10
	X76409JVL51 (1G 32Mx16)	
Micron	X76409JVL02	SA00005M100
	X76409JVL02 (2G 64Mx32)	
Hynix		

Security Classification

LC Future Center Secret Data

Issued Date

2012/12/14

Deciphered Date

2012/12/21

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Title

N14P_MISC

Document Number

401025

Rev

1.1

Date:


Friday, July 12, 2013

Sheet

32


of

61




Security Classification		LC Future Center Secret Data		Title					
Issued Date		2012/12/14		Deciphered Date		2012/12/21			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size		Document Number		Rev	
				Custom		401025		1.1	
				Date:		Friday, July 12, 2013		Sheet 33 of 61	


LCD POWER CIRCUIT





CMOS Camera







EMI request






Touch Screen







Change R40,R51 to 0ohm jump







Close to JHDMI1




Security Classification		LC Future Center Secret Data				Title		
Issued Date	2012/12/14	Deciphered Date	2012/12/21		HDMI_CONN			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						Size	Document Number	Rev
						Custom	401025	1.1
						Date:	Friday, July 12, 2013	Sheet 35 of 61

CRT Connector







DL1/DL2
1'S PN:SC300003M00







Place Close to TL1



Place Close to TL2




Security Classification	LC Future Center Secret Data			Title	LAN_Transformer	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	Size	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				5	401025	1.1
				Date:	Friday, July 12, 2013	Sheet 38 of 61




internal pull up 1.2K to 1.5V
R for initial thermal
shutdown temp

REMOTE2+/- :
Trace width/space:10/10 mil
Trace length:<8"



Security Classification	LC Future Center Secret Data			Title	VGA Thermal sensor/FAN CONN	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	Size		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number	401025	Rev 1.1
				Date:	Friday, July 12, 2013	Sheet 39 of 61

Mini-Express Card(WLAN/WiMAX)



The image contains three schematic diagrams of USB-to-serial converters, labeled L11, L12, and L13. Each diagram shows a 4-pin connector with USB signals (RX, TX, P2) and a serial interface (N2, R).

L11: HSF1210F2SF-900T02_4P

- Pin 3: USB30 RX N2
- Pin 4: USB30 RX R N2
- Pin 2: USB30 RX P2
- Pin 1: USB30 RX R P2




L12: HSF1210F2SF-900T02_4P


- Pin 3: USB30 TX C N2 3
- Pin 4: USB30 TX R N2
- Pin 2: USB30 TX C P2 2
- Pin 1: USB30 TX R P2

L13: WCM2012F2S-900T04_0805


- Pin 2: USB20 N2
- Pin 1: USB20 N2 R
- Pin 3: USB20 P2
- Pin 4: USB20 P2 R

For EMC




Security Classification		LC Future Center Secret Data		Title		
Issued Date	2012/12/14	Deciphered Date	2012/12/21	USB 3.0 PORT (LEFT)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number 401025	Rev 1.1
				Date: Friday, July 12, 2013	Sheet 41 of 61	

SATA HDD Conn.





FOR 14" SATA ODD Conn.




FOR 15"

Co-lay SATA ODD FFC Conn JODD2& JODD3.





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	HDD/ODD CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number 401025
				Date: Friday, July 12, 2013	Rev 1.1
				Sheet 42	of 61




Change RA1, RA6, RA7, RA9, RA11, RA14 to 0ohm jump

If AVDD2 is design to 1.5V, you will get better power consumption.







ON/OFF switch




K/B Connector



14"




15"




14"	15"
KB_1 KS17_14	KS08_15
KB_2 KS17_14	KS12_15
KB_3 KS16_14	KS13_15
KB_4 KS09_14	KS05_15
KB_5 KS14_14	KS01_15
KB_6 KS15_14	KS10_15
KB_7 KS08_14	KS02_15
KB_8 KS12_14	KS04_15
KB_9 KS13_14	KS07_15
KB_10 KS05_14	KS08_15
KB_11 KS01_14	KS06_15
KB_12 KS10_14	KS03_15
KB_13 KS02_14	KS012_15
KB_14 KS04_14	KS013_15
KB_15 KS07_14	KS014_15
KB_16 KS08_14	KS011_15
KB_17 KS06_14	KS010_15
KB_18 KS03_14	KS015_15
KB_19 KS012_14	KS016_15
KB_20 KS013_14	KS017_15
KB_21 KS014_14	KB_LED_PWR_15
KB_22 KS011_14	CAPS_LED_15
KB_23 KS010_14	VDD_15
KB_24 KS015_14	NUM_LED_15


TP/B Connector




PWR/B Connector




Right Side USB2.0 Port X 1 (USB/B)




USB I/O Connector



LED (For 14")




LED (For 15")



Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/12/14	Deciphered Date	2012/12/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMBINED DIVISION OF RAD AND SIGNAL CENTER EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			
Size	Document Number	Rev	
Comp	481025	1.1	
Date	Friday, July 12, 2013	Sheet	45 of 63



+5VALW to +5VS

AP4800BGM
VGS=10V, ID=9A, Rds=18m ohm
VDS=+-25V




+3VALW to +3VS

AP4800BGM
VGS=10V, ID=9A, Rds=18m ohm
VDS=+-25V





Change R167 to 0ohm jump


37,40,44 LAN_WAKE# LAN_WAKE# R170 1 @ 2 0 0.0402 5% PCH_PWR_EN# R



















+3VS to +3VS_VGA




Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/12/14	Deciphered Date	2012/12/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Rev 1.1
Date: Friday, July 12, 2013			Sheet 46 of 61










Security Classification	LC Future Center Secret Data			Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	Hole	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	
				Document Number	Rev 1.1
				Date: Friday, July 12, 2013	Sheet 49 of 61









RTC Battery




+3VLP






Place PC1045 close to PQ312





3VALWP VFB=2V TDC 6A OCP current 8.4A-10A Fsw=350KHZ	5VALWP TDC 6.5A OCP current 10.3A-12A Fsw=300KHZ
--	---

Security Classification	LC Future Center Secret Data		Title	3VALWP/5VALWP	
Issued Date	2012/12/28	Deciphered Date	2012/12/28	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Date:	Friday, July 12, 2013	Sheet	54	of	61





401025

Rev 1.1




27,46 FBVDDQ_PWR_EN




N14M-GE 0F117, Config C
N14P-GV2 GK208, Config B


	B	C
	N14P-GV2	N14M-GE
R1	PR812	20
R2	PR811	20
R3	PR840	2
R4	PR815	18
R5	PR814	0
C(nF)	PC812	2.7
		1.8




Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/12/28	Deciphered Date	2012/12/28	VGA_CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Rev 1.1
Site custom	Document Number	401025		Date: Friday, July 12, 2013
		Sheet	58	of 61



+VCC_CORE



+VCC_CORE



Security Classification		LC Future Center Secret Data				Title			
Issued Date		2012/12/28		Deciphered Date		2012/12/28			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size		Custom		Document Number		401025		Rev 1.1	
Date:		Friday, July 12, 2013				Sheet 61 of 61			