

AMD BRAZOS Muxless Discrete/UMA Schematics Document

AMD Ontario CPU FT1

AMD GPU Seymour XT S3

2010-12-01

REV : SA


DY :None Installed
UMA:UMA platform installed
PARK:DIS PARK platform installed
MADISON:DIS MADISON platform installed
Colay :Manual modify BOM
MUX : PX
ROB:ROBSON

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Cover Page			
Size A3	Document Number B575	Rev -1	
Date: Friday, March 25, 2011	Sheet 1	of	103

PROJECT CODE : 91.4PN01.001
PCB P/N : 10332
REVISION : SA

Block Diagram



VGA RT8208B 92		SYSTEM DC/DC TPS51123 41	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VGA_CORE_FWR	DCBATOUT	5V_S5 3DV_S5 5V_AUX_S5 3DV_AUX_S5
AMD GPU CORE TPS51218D 47		TPS51218D 45	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D8V_S0	DCBATOUT	1D0V_S0
DDR III SUS TPS51218 46		RT9026 46	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D5V_S3	5V_S5	DDR_VREF_S3
TPS51218 46		CHARGER BQ24745 40	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D1V_S5	DCBATOUT	CHG_PWR
CPU DC/DC ISL6265C 42		GFX Core ISL6265C 45	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VCC_CORE	DCBATOUT	VDD_NB

TOP	—	L1
VCC	—	L2
S	—	L3
S	—	L4
GND	—	L5
BOTTOM	—	L6

緯創資通

Wistron Corporation
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipex Hsien 301, Taiwan, R.O.C.

File

Size

Document Number

Date

BLOCK DIAGRAM

B575

Friday, March 26, 2011

Rev

-1

Sheet 2 of 103

REQUIRED SYSTEM STRAPS ?

	AZ_SDOUT	PCI_CLK1	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1	LPC_CLK2
PULL HIGH	LOW POWER MODE	Allow PCIE GEN2 DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT	Enable boot timer function
PULL LOW	PERFORMANCE MODE DEFAULT	Force PCIE GEN1	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)	Disable boot fail timer function DEFAULT

USB Table

Pair	Device
0	Internal #3 (MB)
1	WLAN/WIMAX
2	WWAN
3	E-SATS/LUSB
4	BLUETOOTH
5	External #1 (IO BD)
6	External #2 (IO BD)
7	CAMERA (HS)
8	Finger Print
9	CardReader
10	NC
11	NC
12	NC
13	NC

PCIe Routing


	APU
LANE0	PEG
LANE1	
LANE2	
LANE3	
	FCH
LANE0	LAN
LANE1	WWAN
LANE2	WLAN
LANE3	CardReader

TYPE ENABLED	EC_PWM2	EC_PWM3
Reserved	2.2-kohm 5% pull-down	2.2-kohm 5% pull-down
LPC ROM	Not connected.	2.2-kohm 5% pull-down
SPI ROM	2.2-kohm 5% pull-down	Not connected.
Reserved	Not connected.	Not connected.


Note: EC_PWM2, EC_PWM3 default have internal 10kohm PU.

<Variant Name>		緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Table of Content	
File	Document Number	Rev	
A3	B575	-1	
Date: FRI09, MAR09 25, 2011	Sheet 3	of	102





R0502 connection to 1D5V_S3 should be directly to the plane without long trace




<Core Design>

緯創資通


Wistron Corporation
21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 321, Taiwan, R.O.C.

File			APU 5 of 5(VSS)	Rev
Size	Document Number	B575		SA
Date: Friday, March 25, 2011			Sheet 8	of 103




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 9 of 103	




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet	10 of 103




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 11 of 103	



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 12 of 103	



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 13 of 103	

DDR3 SOCKET_1



5.14 M_A[15:0] <<>

M_A[0] 96
M_A[1] 97
M_A[2] 98
M_A[3] 99
M_A[4] 100
M_A[5] 101
M_A[6] 102
M_A[7] 103
M_A[8] 104
M_A[9] 105
M_A[10] 106
M_A[11] 107
M_A[12] 108
M_A[13] 109
M_A[14] 110
M_A[15] 111

5.14 M_BS_2 <<>

M_BS[2] 112
M_BS[3] 113
M_BS[4] 114
M_BS[5] 115
M_BS[6] 116
M_BS[7] 117
M_BS[8] 118
M_BS[9] 119
M_BS[10] 120
M_BS[11] 121
M_BS[12] 122
M_BS[13] 123
M_BS[14] 124
M_BS[15] 125

5.14 M_BS_0 <<>

M_BS[0] 126
M_BS[1] 127
M_BS[2] 128
M_BS[3] 129
M_BS[4] 130
M_BS[5] 131
M_BS[6] 132
M_BS[7] 133
M_BS[8] 134
M_BS[9] 135
M_BS[10] 136
M_BS[11] 137
M_BS[12] 138
M_BS[13] 139
M_BS[14] 140
M_BS[15] 141

5.14 M_BS_1 <<>

M_BS[16] 142
M_BS[17] 143
M_BS[18] 144
M_BS[19] 145
M_BS[20] 146
M_BS[21] 147
M_BS[22] 148
M_BS[23] 149
M_BS[24] 150
M_BS[25] 151
M_BS[26] 152
M_BS[27] 153
M_BS[28] 154
M_BS[29] 155
M_BS[30] 156
M_BS[31] 157

5.14 M_DQ[63:0] <<>

M_DQ[0] 7
M_DQ[1] 8
M_DQ[2] 9
M_DQ[3] 10
M_DQ[4] 11
M_DQ[5] 12
M_DQ[6] 13
M_DQ[7] 14
M_DQ[8] 15
M_DQ[9] 16
M_DQ[10] 17
M_DQ[11] 18
M_DQ[12] 19
M_DQ[13] 20
M_DQ[14] 21
M_DQ[15] 22
M_DQ[16] 23
M_DQ[17] 24
M_DQ[18] 25
M_DQ[19] 26
M_DQ[20] 27
M_DQ[21] 28
M_DQ[22] 29
M_DQ[23] 30
M_DQ[24] 31
M_DQ[25] 32
M_DQ[26] 33
M_DQ[27] 34
M_DQ[28] 35
M_DQ[29] 36
M_DQ[30] 37
M_DQ[31] 38
M_DQ[32] 39
M_DQ[33] 40
M_DQ[34] 41
M_DQ[35] 42
M_DQ[36] 43
M_DQ[37] 44
M_DQ[38] 45
M_DQ[39] 46
M_DQ[40] 47
M_DQ[41] 48
M_DQ[42] 49
M_DQ[43] 50
M_DQ[44] 51
M_DQ[45] 52
M_DQ[46] 53
M_DQ[47] 54
M_DQ[48] 55
M_DQ[49] 56
M_DQ[50] 57
M_DQ[51] 58
M_DQ[52] 59
M_DQ[53] 60
M_DQ[54] 61
M_DQ[55] 62
M_DQ[56] 63
M_DQ[57] 64
M_DQ[58] 65
M_DQ[59] 66
M_DQ[60] 67
M_DQ[61] 68
M_DQ[62] 69
M_DQ[63] 70

5.14 M_DQS[7:0] <<>


M_DQS[0] 71
M_DQS[1] 72
M_DQS[2] 73
M_DQS[3] 74
M_DQS[4] 75
M_DQS[5] 76
M_DQS[6] 77
M_DQS[7] 78

5.14 M_DQS[7:0] <<>


M_DQS[8] 79
M_DQS[9] 80
M_DQS[10] 81
M_DQS[11] 82
M_DQS[12] 83
M_DQS[13] 84
M_DQS[14] 85
M_DQS[15] 86
M_DQS[16] 87
M_DQS[17] 88
M_DQS[18] 89
M_DQS[19] 90
M_DQS[20] 91
M_DQS[21] 92
M_DQS[22] 93
M_DQS[23] 94
M_DQS[24] 95
M_DQS[25] 96
M_DQS[26] 97
M_DQS[27] 98
M_DQS[28] 99
M_DQS[29] 100
M_DQS[30] 101
M_DQS[31] 102
M_DQS[32] 103
M_DQS[33] 104
M_DQS[34] 105
M_DQS[35] 106
M_DQS[36] 107
M_DQS[37] 108
M_DQS[38] 109
M_DQS[39] 110
M_DQS[40] 111
M_DQS[41] 112
M_DQS[42] 113
M_DQS[43] 114
M_DQS[44] 115
M_DQS[45] 116
M_DQS[46] 117
M_DQS[47] 118
M_DQS[48] 119
M_DQS[49] 120
M_DQS[50] 121
M_DQS[51] 122
M_DQS[52] 123
M_DQS[53] 124
M_DQS[54] 125
M_DQS[55] 126
M_DQS[56] 127
M_DQS[57] 128
M_DQS[58] 129
M_DQS[59] 130
M_DQS[60] 131
M_DQS[61] 132
M_DQS[62] 133
M_DQS[63] 134

5.14 M_DQS[7:0] <<>


M_DQS[64] 135
M_DQS[65] 136
M_DQS[66] 137
M_DQS[67] 138
M_DQS[68] 139
M_DQS[69] 140
M_DQS[70] 141
M_DQS[71] 142
M_DQS[72] 143
M_DQS[73] 144
M_DQS[74] 145
M_DQS[75] 146
M_DQS[76] 147
M_DQS[77] 148
M_DQS[78] 149
M_DQS[79] 150
M_DQS[80] 151
M_DQS[81] 152
M_DQS[82] 153
M_DQS[83] 154
M_DQS[84] 155
M_DQS[85] 156
M_DQS[86] 157
M_DQS[87] 158
M_DQS[88] 159
M_DQS[89] 160
M_DQS[90] 161
M_DQS[91] 162
M_DQS[92] 163
M_DQS[93] 164
M_DQS[94] 165
M_DQS[95] 166
M_DQS[96] 167
M_DQS[97] 168
M_DQS[98] 169
M_DQS[99] 170
M_DQS[100] 171
M_DQS[101] 172
M_DQS[102] 173
M_DQS[103] 174
M_DQS[104] 175
M_DQS[105] 176
M_DQS[106] 177
M_DQS[107] 178
M_DQS[108] 179
M_DQS[109] 180
M_DQS[110] 181
M_DQS[111] 182
M_DQS[112] 183
M_DQS[113] 184
M_DQS[114] 185
M_DQS[115] 186
M_DQS[116] 187
M_DQS[117] 188
M_DQS[118] 189
M_DQS[119] 190
M_DQS[120] 191
M_DQS[121] 192
M_DQS[122] 193
M_DQS[123] 194
M_DQS[124] 195
M_DQS[125] 196
M_DQS[126] 197
M_DQS[127] 198
M_DQS[128] 199
M_DQS[129] 200
M_DQS[130] 201
M_DQS[131] 202
M_DQS[132] 203
M_DQS[133] 204
M_DQS[134] 205
M_DQS[135] 206
M_DQS[136] 207
M_DQS[137] 208
M_DQS[138] 209
M_DQS[139] 210
M_DQS[140] 211
M_DQS[141] 212
M_DQS[142] 213
M_DQS[143] 214
M_DQS[144] 215
M_DQS[145] 216
M_DQS[146] 217
M_DQS[147] 218
M_DQS[148] 219
M_DQS[149] 220
M_DQS[150] 221
M_DQS[151] 222
M_DQS[152] 223
M_DQS[153] 224
M_DQS[154] 225
M_DQS[155] 226
M_DQS[156] 227
M_DQS[157] 228
M_DQS[158] 229
M_DQS[159] 230
M_DQS[160] 231
M_DQS[161] 232
M_DQS[162] 233
M_DQS[163] 234
M_DQS[164] 235
M_DQS[165] 236
M_DQS[166] 237
M_DQS[167] 238
M_DQS[168] 239
M_DQS[169] 240
M_DQS[170] 241
M_DQS[171] 242
M_DQS[172] 243
M_DQS[173] 244
M_DQS[174] 245
M_DQS[175] 246
M_DQS[176] 247
M_DQS[177] 248
M_DQS[178] 249
M_DQS[179] 250
M_DQS[180] 251
M_DQS[181] 252
M_DQS[182] 253
M_DQS[183] 254
M_DQS[



Intel HR DM tied to GND
AMD still following previous design



Place these caps
close to VTT1 and
VTT2






SSID = S.B

REQUIRED STRAPS

CBP_PU 3.3V_AUX_B5
checklist:PU 3.3V_S5
confirm by AMD, following CBP suggestion



REQUIRED SYSTEM STRAPS


	AZ_SDOUT (AC2_SDOATAOUT_1)	PCI_CLK1	PCI_CLK2	PCI_CLK3 (CLK_PCI_LPC)	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	Low Power Mode	Allow PCE GEN2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal)
PULL LOW	Performance Mode DEFAULT	Force PCE GEN1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)

USE this pin to determine INT/EXT CLK

TYPE ENABLED	EC_PWM2	EC_PWM3
Reserved	2.2-kohm 5% pull-down	2.2-kohm 5% pull-down
LPC ROM	Not connected.	2.2-kohm 5% pull-down
SPIROM	2.2-kohm 5% pull-down	Not connected.
Reserved	Not connected.	Not connected.

Note: EC_PWM2, EC_PWM3 default have internal 10kohm PU.


DEBUG STRAPS




	PCI_AD27	PCI_AD28	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT POIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM POIE STRAPS	Enable PCI MEM BOOT


Note: FCH has 15K internal PU FOR PCI_AD[27:23]

©Core Design




<Core Design>

 Wistron Corporation 21F, 8th Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 321, Taiwan, R.O.C.	
File FCH 6 of 6(VSS)	
Size A3	Document Number B575
Rev SA	
Date: Friday, March 26, 2011	
Sheet 22 of 103	




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 23 of 103	



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 24 of 103	



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 25 of 103	

blanking

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

Power Button

Size
A3

Document Number
B575


Rev
SA

Date: Friday, March 25, 2011


Sheet 26 of 103



Close to PCH on top side.



T8






CPU backside or inside the socket

CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.

Table 28.1- General Purpose Transistors multi-source


Supplier	Description	Lenovo P/N	Wistron P/N
ON	MMBT3904WT1G	N/A	84.03904.R11
PANJIT	MMBT3904W	N/A	84.M3904.A11



Core Design

1210 10886-1 D1/D2/R15/R16/C15 DY
EC1/EC2/EC3 100pF
R17/R18 100ohm
C17/C18 100pF
R23/R24 100pF


BOM Control




blanking

LA57 UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
reserved			
Size	Document Number		Rev
A4	B575		SA
Date:	Friday, March 25, 2011		Sheet 30 of 103





<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,		Taipei Hsien 221, Taiwan, R.O.C.	
File			
RTS5159 (CARD READER)			
Size A3	Document Number B575		Rev SA
Date: Friday, March 25, 2011		Sheet 32	of 103

(Blanking)


<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A4	B575		SA
Date:	Friday, March 25, 2011		Sheet 33 of 103

(Blanking)

<Core Design>



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Tapei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	B575		SA
Date:	Friday, March 25, 2011		Sheet 34 of 103




<Core Design>

Title		Wistron Corporation	
Size		21F, 6B, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.	
Custom		Rev	
Date		SA	
Friday, March 20, 2011		Sheet 36 of 103	

if no any concern for sequence,
DY in the futur




©Core Design



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 37 of 103	

Adaptor in to generate DCBATOUT



JV10-CS


緯創資通 Wistron Corporation 21F, 88, Sec.1, Main Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
DCIN_JACK	
Title Size Date: Monday, March 28, 2011	Document Number Sheet 38 of 103
Rev SA	103





<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 321, Taiwan, R.O.C.

File			Rev
AD / BATT CONN			SA
B575			
Date: Monday, March 28, 2011	Sheet 39	of	103



```
SSID = PWR.Plane.Regulator_5v3p3v
```





Peak Current=10
Design Current =8A
OCP>15A


I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: 1uH PCMC063T-1R0MN Cyntec 9mohm/10mohm Isat =22Arms 68.1R01A.20B
O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3Arms Panasonic/79.33719.L01
H/S: SIR712DF/ POWERPAK/ 10.3mOhm/12.4mOhm@4.5Vgs/ 84.00172.037
L/S: SIR460DF/ POWERPAK/ 4.9mOhm/ 6.1mohm@4.5Vgs/ 84.00460.037

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		VREG_VDDNB	
Size	Document Number	B575	Rev
Date: Monday, March 28, 2011		Sheet 43	of 103
			SA




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Size	Document Number
	B575
Date: Friday, March 25, 2011	Sheet 44 of 103
	Rev
	SA

```
SSID = PWR.Plane.Regulator_1D1V_S5
```




$$V_{out} = 0.704V * (R1 + R2) / R2$$




$$V_{out} = 0.704V * (R1 + R2) / R2$$

TPS51218 for 1D5V



RT9026 for 0D75V_S3




©Core Design

緯創資通


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichang,
 Taipei Hsien 221, Taiwan, P.O.C.

TPS51128 1D5V & RT9026PFP-GP 0D75V

Doc. Monday, March 28, 2011 Sheet 46 of 103





«Core Design»







<Core Design>



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G-Sensor			
Size	Document Number		Rev
	B575		SA
Date: Friday, March 25, 2011		Sheet 48 of 103	

LVDS CONNECTOR




Panel BL brightness/Power En/BL En

[illegible]




HDMI Level Shifter & CONNECTOR

HDMI CONN



HDMI DDC Passive Level Shifter




(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,		Tapel Hsien 221, Taiwan, R.O.C.	
Title			
S-VIDEO			
Size	Document Number		Rev
A4	B575		SA
Date:	Friday, March 25, 2011		Sheet 53 of 103

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number B575		Rev SA
Date: Friday, March 25, 2011	Sheet	54	of 103

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.





<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
ITP			
Size	Document Number		Rev
A4	B575		SA
Date:	Friday, March 25, 2011		Sheet 55 of 103


SATA HDD Connector

20101206




ODD Connector

SATA_RX- and SATA_RX+ Trace
Length match within 20 mil
Mars:
Exchange ODD and ESATA differential pair each other.



SATA Zero Power ODD



29 AUD_SPK_L+L <<<
29 AUD_SPK_L+L <<<

29 AUD_SPK_R+L <<<
29 AUD_SPK_R+L <<<

Place these EMI components
close to speaker connector.

Only needed if speaker
connector is physically far from
audio codec. When in doubt, it's
always a good idea to have
population option.

EC5801
SC100P50V2JN-3GP
EC5802
SC100P50V2JN-3GP

EC5803
SC100P50V2JN-3GP
EC5804
SC100P50V2JN-3GP

20100723 change



2ND = 20.F0693.002

1ST = 20.F1240.002

1ST:20.F1240.002, 2ND:20.F0693.002



2ND = 20.F0693.002

1ST = 20.F1240.002

1ST:20.F1240.002, 2ND:20.F0693.002

AFTP138 AFTE14P-GP 1 AUD_SPK_L+L
AFTP137 AFTE14P-GP 1 AUD_SPK_L+L
AFTP129 AFTE14P-GP 1 AUD_SPK_R+L
AFTP140 AFTE14P-GP 1 AUD_SPK_R+L

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File		SPEAKER		Rev
Size	Document Number	B575		SA
A3				
Date:	Monday, March 28, 2011	Sheet	58	of 100

Reserved

<Core Design>

緯創資通


Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File		
Reserved		
Size	Document Number	Rev
A3	B575	SA
Date: Friday, March 25, 2011		
Sheet	59	of 103

A	B	C	D	E
SSID = USB				



RJ45_USB Board USB Power	4
--------------------------	---




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

A B C D E

Left Side USB Power Switch




Bluetooth Power



200mA


EC6302 put near
BLUE1 / all USB
put one choke
near connector
by EMI request



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipai Hsien 321, Taiwan, R.O.C.

File		Bluetooth CONN	
Size	Document Number	Rev	
B575		SA	
Date: Monday, March 28, 2011	Sheet	69	of 103



LA57 UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page
1. Introduction	John Doe	2023-10-27	10
2. Methodology	Jane Smith	2023-10-28	15
3. Results	Mike Johnson	2023-10-29	20
4. Discussion	Emily White	2023-10-30	25
5. Conclusion	David Brown	2023-10-31	30

RESERVEDSize
A2

Document Number

B575


Rev

\$.

Date: Monday, March 28, 2011

Sheet 64 of 103

Mini Card Connector(802.11a/b/g/n)



◀Core Design:

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

MINICARD WLAN

Size

Document Number

Rev


B575

Sheet 65 of 103



SSID = Wireless

Mini Card Connector(WWAN)

Place near MINI Card CONN



Place near Pin 24



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 301, Taiwan, R.O.C.

File

Size

Document Number

MINICARD WWAN



B575

Rev




SA

Date: Monday, March 28, 2011

Sheet 66 of 103



```
SSID = User.Interface
```




◀Core Design▶

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
POWER BUTTON		
Size A3	Document Number B575	Rev S.

SSID = KBC

Internal Keyboard Connector





S205 少兩PIN,
原廠測點已補上


ID KEY MATRIX	SENSE			
	27	28	29	30
US	GND	GND	X	GND
GB	GND	X	X	GND
JP	X	GND	X	GND

《 KROW[7..0] 27
《 KCOL[17..0] 27

SSID = Touch.Pad



Hall Sensor



◀Core Design▶

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...	...	...	...	...	...

HALL Sensor

Size

Document Number

Rev


2

B575

Date: Monday, March 28, 2011

Sheet 70 of 103

GOLDEN FINGER FOR DEBUG BOARD



(Blanking)


LA57 UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Tapei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number B575		Rev SA
Date: Friday, March 25, 2011		Sheet 72	of 103

(Blanking)


LA57 UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number B575		Rev SA
Date: Friday, March 25, 2011	Sheet	73	of 103



LA57 UMA

緯創資通		Wistron Corporation	
Title		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Tapei Hsien 221, Taiwan, R.O.C.	
Size		Document Number	
A4		B575	
Date:		Rev	
Friday, March 25, 2011		SA	
Sheet		of	
2		74 103	




LA57 UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
New Card	
Size	Document Number
A4	B575
Date:	Rev
Friday, March 25, 2011	SA
Sheet 75 of 103	


(Blanking)

LA57 UMA


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Tapei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number B575		Rev SA
Date: Friday, March 25, 2011		Sheet 76	of 103

(Blanking)

LA57 UMA


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Tapei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number B575		Rev SA
Date: Friday, March 25, 2011	Sheet	77	of 103

20101019 change L8607 L8608 L8609




LED BORD CONN.


DY LED POWER 3V



0323 ADD NC APTF



LED



Core Design

緯創資通

Wistron Corporation


2/F, No. 50, Sec. 1, Hsin-Tai Wu Rd., Hsinchu, Taiwan 305, Taiwan, R.O.C.

REFERENCE		SA
Doc No.	Document Number	
Rev.	B575	100
Date: Monday, March 24, 2014		Printed: 10:00 AM

	ADXL322	
	LIS244AL	No Accel
	LIS34AL	
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

STMicro LIS34AL: 74.00034.0BZ
ADXL335 : 74.00335.0BZ

Layout Comment :
(1) Place C483, C484, Q46, R528, R530,
C479, C476, R509, R508 close to U55.
(2) Avoid routing under DCDC switching area.



(Blanking)

LA57 UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number		Rev
A4	B575		SA
Date:	Friday, March 25, 2011		Sheet 80 of 103

(Blanking)

LA57 UMA


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reserved	
Size	Document Number
A4	B575
Date:	Rev
Friday, March 25, 2011	SA
Sheet 81 of 103	

RJ45 USB CONN.




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
IO BD CONN			
Size	Document Number	Rev	
	B575	S	
Date: Monday, March 28, 2011	Sheet 82	of 103	



PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC




DDR3/GDDR3 Memory Stuff Option (ROBSON-S3/SEYMOUR-XT-S3)

	DDR5	DDR3
MVDDQ	1.5V	1.5V/1.8V
Ra	40.2R	40.2R
Rb	100R	100R

DPC_CALR (Park/Robson-S3):
Analog calibration.
Connect DPx_CALR to GND through a 150-Ω (1%) resistor.

1231 change 240ohm F, AMD require




★ This basic topology should be used for DRAM_RST for GDDR3/GDDR5/DDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM Load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec.

Designator	For SEYMOUR	For Robson
R_MEM_1	10R	10R
R_MEM_2	50R	50R
R_MEM_3	5K	5K
C_MEM	120pF	120pF

Place all these components very close to GPU (Within 25mm) and keep all component close to each other (within 5mm) except R_MEM_2

For normal GPU operation, these signals can be left floating (do not populate the capacitors and resistors).



DIS_PX lenovo PN 71.SEYMR.M09

71.ROBSON.M12 Colay with Seymour-XT-S3 (71.SEYMR.M01)

2010/07/06
Schematics check list:
A pull-down resistor is required.

~Variant Name~

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File: GPU Memory(2/5)


Size: 43 Document Number: B575

Date: Monday, March 28, 2011 Sheet: 84 of 103

For Seymour,
DPC_PVD0 is DPC_VDD0
DPC_PVS0 and all DPC_VSR are DPC_VSR

2010/07/11

2010/07/11 Memory:
gpios change to dual 20mA
Add 100k pull-up resistor for gpio1 pin
turn to tracing control.



2010/07/11 Memory:
gpios change to dual 20mA
Add 100k pull-up resistor for gpio1 pin
turn to tracing control.

2010/07/11 Memory:
gpios change to dual 20mA
Add 100k pull-up resistor for gpio1 pin
turn to tracing control.

2010/07/11 Memory:
gpios change to dual 20mA
Add 100k pull-up resistor for gpio1 pin
turn to tracing control.

2010/07/11 Memory:
gpios change to dual 20mA
Add 100k pull-up resistor for gpio1 pin
turn to tracing control.

2010/07/11 Memory:
gpios change to dual 20mA
Add 100k pull-up resistor for gpio1 pin
turn to tracing control.

2010/07/11 Memory:
gpios change to dual 20mA
Add 100k pull-up resistor for gpio1 pin
turn to tracing control.


2010/07/11 Memory:
gpios change to dual 20mA
Add 100k pull-up resistor for gpio1 pin
turn to tracing control.

2010/07/11 Memory:
gpios change to dual 20mA
Add 100k pull-up resistor for gpio1 pin
turn to tracing control.


2010/07/11 Memory:
gpios change to dual 20mA
Add 100k pull-up resistor for gpio1 pin
turn to tracing control.

2010/07/11 Memory:
gpios change to dual 20mA
Add 100k pull-up resistor for gpio1 pin
turn to tracing control.

2010/07/11 Memory:
gpios change to dual 20mA
Add 100k pull-up resistor for gpio1 pin
turn to tracing control.



2010/07/07 Remove TP8517, TP8518, TP8506, TP8519, TP8512



2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05


2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05


2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05



Memory ID Table	MEM_ID Control
2010/01/11	2010/01/11
DVPDATA [32:1:0] for VSRM type selection R/W strap	Should provide VRAM Table for VBios request
DVPDATA [3:0]	
0111 Hynix-H57Q063BFR-12C (800MHz) (Seymour-XT 1G)	
1111 Samsung-K4W01646C-BC12 (800MHz) (Seymour-XT 1G)	
0011 Hynix-H57Q063BFR-12C (800MHz) (Seymour-XT 512M)	
1011 Samsung-K4W01646C-BC12 (800MHz) (Seymour-XT 512M)	
0101 H57Q063BFR-11C (128x16 900MHz) HYNIX 1G	
1101 K4W01646C-BC11 (128x16 900MHz) SAM 1G	
0001 H57Q063BFR-11C (64x16 900MHz) HYNIX 512M	
1001 K4W01646C-BC11 (64x16 900MHz) SAM 512M	



71. ROBOS.M12



2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05


2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05



2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05

2010/07/07 Change to R0VD based on DC V0-V05


2010/07/07 Change to R0VD based on DC V0-V05


2010/07/07 Change to R0VD based on DC V0-V05




2010/07/07 Change to R0VD based on DC V0-V05

71. ROBOS.M12
Colay with Seymour-XT-S3
(71. SEYMR.M01)

Clock Input Configuration-GDDR3/D3
a) 27MHz crystal connected to XTALIN or XTALOUT or
b) 27MHz (1.8V) oscillator connected to XTALIN or
c) 27MHz (3.3V) oscillator connected to XO_IN (Park, Madison, and Broadway only)





Robson-XT

	RMS 100% COSE D1	RMS 100% COSE D3	100% COSE S005
1		1	1.4502
2		11	247.8
11		2	0.0000
12		11	0.0000

$$V_{out} = 0.75V * (R1 + R2) / R2$$

For ROBSON


PR9210=44K.2K(64.44225.6DL)

PR9211=150K(64.15035.6DL)

Seymour-XT

PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
L	L	1.1V
H	H	0.95V
H	L	1.05V
L	H	0.9V



+3VS to 3.3V_DELAY Transfer



Different To Intel, AMD is High Active

GPU mode	FE_GP100	FE_GP101
IGPU	L	R
IGPU with BACO	R	R

G9731 for 1D8V_VGA




FX_Muxless : value need fine tune for BACO sequence




G9731 for 1V_VGA_S0

Park_Madison Does Not Support BACO, So follow Old Sequence
Seymour_Whitler_Robson Support BACO, So Change Sequence




1D5V_VGA_S0



100A-50


緯創通 Wistron Corporation
201 9th, Sec. 1, Hsin-Yu Rd., Hsinchu, Taiwan, R.O.C.

Doc. No. **DISCRETE VGA POWER**
Rev. **B575**
Date: 2011-01-11




<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia,		Taipei Hsien 221, Taiwan, R.O.C.	
File			
HDD / ODD CONN			
Size	Document Number		Rev
	B575		SA
Date	Friday, March 26, 2011		Sheet 94 of 103












<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichien, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT Switch			
Size A3	Document Number B575		Rev SA
Date:	Friday, March 25, 2011	Sheet 95 of	103



LA57 UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Tapei Hsien 221, Taiwan, R.O.C.	
Title	
TOUCH PANEL	
Size	Document Number
A4	B575
Date:	Rev
Friday, March 25, 2011	SA
Sheet 96 of 103	




待確認

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change History			
Size	Document Number		Rev
A4	B575		SA
Date:	Friday, March 25, 2011		Sheet 98 of 103

特種型	
-----	--



Power Delivery Block Diagram


Power Shape

Regulator

LDO

Switch

待確認



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

Power Block Diagram

Size A3 Document Number

B575

Rev

SA

Date: Friday, March 25, 2011

Sheet 160 of 163

Thermal Block Diagram

待確認

Audio Block Diagram

